# Energy Metering LSI for multi phase, high accurate application 

## Features

- Suitable for three phase, 3 wired or 4 wired energy metering or energy monitoring application
- Provide less than $0.1 \%$ active \& reactive energy error over a dynamic range of 1000 to 1 , compatible with IEC 0.5 S
- Provide instantaneous active power, reactive power and apparent power
- Provide voltage RMS, current RMS, voltage instantaneous value, current instantaneous value and power factor in each phase.
- Provide less than $0.5 \%$ voltage RMS, current RMSand power factor error
- Provide very accurate 90 degree phase shifter over 45 Hz to 65 Hz input frequency range, which is used for reactive power calculation
- Provide minute input voltage monitoring function
- Wide phase adjust. range between V \& $\mathrm{I}\left(1^{\circ}\right)$
- Provide positive and negative power indication
- Builtintemperature sensor
- Single power supply (3V or 5V)
- 48LQFP


## Operational Summary

AK5602A is one of the most advanced and functional LSIs for multi phase energy measurement. Current and voltage signals through CT, Hall sensor, or Shunt Resistors are converted into digital signal with 18bit ADC.
Instantaneous voltage and current in each phase is multiplied and is added in total phases.
The value changes into active power after passing through LPF and added with the value of a light load register. After this value is compared with the value of rated standard value register, it outputs pulses in proportion to the calculation.
Regarding reactive power, input current is precisely shift by 90 degree and multiplied with respective voltage input signal. It outputs pulses in the same manner of active powercalculation.
And apparent power can be selectively derived from either active power and reactive power calculation or VRMS x IRMS calculation and it outputs pulses as the result of calculation.

## System Block Diagram




## 2. Block feature

| Block | Function |
| :---: | :--- |
| PGA <br> (Programmable <br> Gain Amp) | Current Input Gain selection (from $\times 1$ to $\times 32$ ) <br> Voltage Input Gain selection (from $\times 1$ to $\times 4)$ <br> This PGA becomes operative with $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=$ "H" |
| Sigma Delta <br> Modulator | Sigma Delta Modulator with 3 channel differential inputs. <br> This modulator becomes operative with $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=$ "H" |
| Phase Adjuster | This adjusts the phase difference between current IF and voltage IF. <br> This phase shifter becomes operative with $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=$ "H" |
| FIR Filter | LPF. This produces 18 bit ADC data in current side and 16 bit ADC data <br> in voltage side from the sigma delta modulator. <br> This Filter becomes operative with $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=$ "H" |
| HPF | This HPF is a selectable filter. It removes the DC part arising from DC <br> offset of ADC or input signal. <br> In a case of passing through the DC part of input signal, only DC offset of <br> ADC can be removed by calibration command. This HPF is not selected <br> in the default setting. This HPF becomes operative with $\overline{\text { RST }}=\overline{\text { STBY }}$ <br> $=$ "H" |
| Gain Adjustment | Values of input current and input voltage can be adjusted against ideal <br> values with a gain adjustment (full-scale) command. <br> This adjustment becomes operative with $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=$ "H", |
| 90 degree phase |  |
| shifter |  | | 90-degree phase shifter. |
| :--- |
| This shifter becomes operative with $\overline{\mathrm{RST}}=\overline{\text { STBY }}=$ "H" |


| Reactive energy to <br> frequency conversion | Positive reactive energy or negative reactive energy is converted into <br> respective frequency, which is proportional to its reactive energy. <br> This block becomes operative with $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=\overline{\mathrm{DIS}}=$ " H " |
| :---: | :--- |
| Block | Function |
| Temperature sensor | This block measures the temperature of AK5602A. <br> This block becomes operative with $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=\overline{\mathrm{DIS}}=$ "H" |
| Frequency pulse <br> outputs | Each voltage input is digitized according to each threshold value, and <br> digitized frequency is output. <br> This block becomes operative with $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=$ "H" |
| Reference voltage <br> generator | This block generates 1.17V reference voltage. <br> This block becomes operative with $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=$ "H" |
| Oscillator | The crystal oscillator which oscillates around 12.9024 MHz is connected. <br> This block becomes operative with $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=$ " H " |
| Serial to parallel <br> controller | Serial interface to CPU. <br> This block becomes operative with $\overline{\mathrm{RST}}=$ " $\mathrm{H} "$ |

## 2-1 Block operation mode

| $\overline{\text { RST }}$ | $\overline{\text { STBY }}$ | $\overline{\text { DIS }}$ | Block operation mode |
| :---: | :---: | :---: | :--- |
| L | L | L | All blocks are off |
| H | L | L | Only serial to parallel controller block is operative. |
| H | H | L | All blocks except power to frequency conversion blocks are operative. |
| H | H | H | All blocks are operative. |

## 3. Pin description

| AI : Analog input | DI : Digital input | PWR: Power |
| :--- | :--- | :--- |
| AO : Analog output | DO : Digital output | GND : Ground |


| Pin Numbe <br> Number | Pin Name | Type | Function |
| :---: | :---: | :---: | :---: |
| 1 | $\overline{\mathrm{RST}}$ | DI | Reset input ( Schmitt trigger input) <br> All circuits become inoperative with "L" level input. <br> All registers including input or output registers, controlling registers, data registers are initialized. |
| 2 | $\overline{\text { STBY }}$ | DI | Standby input ( Schmitt trigger input) <br> All circuits except serial pararell controller block become inoperative with "L" level input after $\overline{\mathrm{RST}}=$ " H " <br> It is possible to write in and read registers through the serial to the parallel conversion controller. |
| 3 | $\overline{\text { DIS }}$ | DI | Disable input ( Schmitt trigger input) <br> Active energy to frequency conversion and reactive energy to frequency conversion blocks are stopped and data registers in those blocks are initialized with "L" level input after $\overline{\text { RST }}=\overline{\text { STBY }}=$ "H". |
| 4 | TQO | DO | Negative reactive power pulse output <br> " H " pulse is output when accumulated negative reactive energy value is over the setting standard value. <br> This pin becomes inoperative when $\overline{\text { RST }}=$ "L" or $\overline{\text { STBY }}=$ "L" or $\overline{\text { DIS }}=$ "L". |
| 5 | TQST | DO | Negative reactive energy flag output (This pin is not used in IEC mode.) <br> " H " level is output when an interval of output pulses at TQO is under the setting starting value. <br> This pin becomes inoperative when $\overline{\text { RST }}=$ "L" or $\overline{\text { STBY }}=" L "$ or $\overline{\text { DIS }}=$ "L". |
| 6 | RQO | DO | Positive reactive energy pulse output " H " pulse is output when accumulated positive reactive power value is over the setting standard value. <br> This pin becomes inoperative when $\overline{\text { RST }}=$ "L" or $\overline{\text { STBY }}$ $=" L "$ or $\overline{\text { DIS }}=$ "L". |
| 7 | RQST | DO | Positive reactive energy flag output (This pin is not used in IEC mode.) <br> "H" level is output when an interval output pulses at RQO is under the setting starting value. <br> This pin becomes inoperative when $\overline{\text { RST }}=$ "L" or $\overline{\text { STBY }}$ $=$ "L" or $\overline{\text { DIS }}=$ "L". |


| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | Pin <br> Name | Type | Function |
| :---: | :---: | :---: | :---: |
| 8 | DVSS | GND | Digital ground. |
| 9 | DVDD | PWR | Digital power. |
| 10 | TPO | DO | Negative active energy pulse output. <br> " H " pulse is output when accumulated negative active power value is over the setting standard value. <br> This pin becomes inoperative when $\overline{\mathrm{RST}}=$ "L" or $\overline{\mathrm{STBY}}=$ "L" or $\overline{\text { DIS }}=" L "$. |
| 11 | TPST | DO | Negative active power flag output. <br> " H ' level is output when an interval of output pulses at TPO is under the setting starting value. <br> This pin becomes inoperative when $\overline{\text { RST }}=$ "L" or $\overline{\text { STBY }}$ $=$ "L" or $\overline{\text { DIS }}=" L "$. |
| 12 | TEST1 | DI | Internal use only. Connects to DVSS. |
| 13 | RPO | DO | Positive active energy pulse output <br> "H" pulse is output when accumulated positive active power value is over the setting standard value. <br> This pin becomes inoperative when $\overline{\mathrm{RST}}=$ "L" or $\overline{\text { STBY }}=$ "L" or $\overline{\text { DIS }}=$ "L". |
| 14 | RPST | DO | Positive active power flag output. <br> " H " level is output when an interval output pulses at RPO is under the setting starting value. <br> This pin becomes inoperative when $\overline{\mathrm{RST}}=$ "L" or $\overline{\mathrm{STBY}}=$ "L" or $\overline{\text { DIS }}=" \mathrm{~L} "$. |
| 15 | TEST2 | DI | Internal use only. Connects to DVSS. |
| 16 | TEST3 | DI | Internal use only. Connects to DVSS. |
| 17 | BVSS | GND | Silicon base reference GND. Connects AVSS. |
| 18 | XOUT | AO | Crystal oscillator connection. |
| 19 | XIN | AI | Connects 12.8 MHz oscillator. |
| 20 | AVDD | PWR | Analog power. |
| 21 | AVSS | GND | Analog ground. |
| 22 | VREFO | AO | Reference voltage output, 1.17 V <br> It outputs with the reference to AVSS. This output usually connects to VREFI pin. Connects 4.7 uF (under 10 uF ) electrolytic capacitor and 0.1 uF ceramic capacitor between this pin and AGND. This output is an internal use only and should not be connected to circuits outside the IC. |


| Pin number | Pin name | Type | Function |
| :---: | :---: | :---: | :---: |
| 23 | VREFI | AI | Reference voltage input. <br> It usually connects to VREFO. <br> An outside VREF is connected between this pin and AVSS in a case that an inside VREF of the IC is not used. |
| 24 | VCOM | AO | Common voltage output, 1.17 V . <br> It feeds a common voltage to an internal block of the IC. It should not be connected to the outside circuits of the LSI. Connect 0.1 uF ceramic capacitor between this pin and AVSS. |
| 25 | VS | AO | Controlling voltage output for input switches. <br> It generates the voltage which controls input switches referenced to AVSS in ON and OFF state. <br> This is an internal use only. It should not be connected to the outside circuits of the IC. Connects 0.1 uF ceramic capacitor between this pin and AVSS. |
| 26 | VIN | AI | Voltage side common analog negative input. |
| 27 | V3P | AI | Voltage side ch3 analog positive input. |
| 28 | V2P | AI | Voltage side ch2 analog positive input. |
| 29 | V1P | AI | Voltage side ch1 analog positive input. |
| 30 | NC | NC | No connection. Connects to AVSS. |
| 31 | I1P | AI | Current side ch1 analog positive input. |
| 32 | I1N | AI | Current side ch1 analog negative input. |
| 33 | I2P | AI | Current side ch2 analog positive input. |
| 34 | I2N | AI | Current side ch2 analog negative input. |
| 35 | I3P | AI | Current side ch3 analog positive input. |
| 36 | I3N | AI | Current side ch2 analog negative input. |
| 37 | NC | NC | No connection. Connects to AVSS. |
| 38 | $\overline{\text { RDY }}$ | DO | Reading approval pin of registers <br> The content of registers can be read when this pin becomes "low". <br> This pin becomes "high" when $\overline{\text { RST }}=$ "L" or $\overline{\text { STBY }}=$ "L" or $\overline{\mathrm{DIS}}=" \mathrm{~L}$ ". |


| $\begin{gathered} \text { Pin } \\ \text { number } \end{gathered}$ | Pin name | Type | Function |
| :---: | :---: | :---: | :---: |
| 39 | CS | DI | Serial interface selection input (Schmitt trigger input) Serial interface become operative with "L" level input at this pin while $\overline{\mathrm{RST}}=$ " H ". |
| 40 | SCLK | DI | Serial data clock input |
| 41 | BVSS | GND | Silicon base reference GND. Connects to AVSS. |
| 42 | DVSS | GND | Digital ground. |
| 43 | DVDD | PWR | Digital power. |
| 44 | DI | DI | Serial data input <br> This DI pin becomes valid with $\overline{\mathrm{CS}}=$ "L" while $\overline{\mathrm{RST}}=$ <br> " H " and it inputs data in synchronization with the rising edge of the clock at SCLK pin. Stored data is transferred into the respective register in the synchronization with the rising edge of $\overline{\mathrm{CS}}$. |
| 45 | DO | DO | Serial data output <br> This DO pin becomes valid with $\overline{\mathrm{CS}}=$ "L" while $\overline{\mathrm{RST}}=$ <br> " H " and it outputs data in synchronization with the falling edge of the clock at SCLK pin. <br> This DO pin becomes a high impedance state except $\overline{\mathrm{CS}}=$ "L" while $\overline{\mathrm{RST}}=$ "H". |
| 46 | F3 | DO | V3 frequency output <br> A rectangular wave produced by a waveform shaping circuit is output. <br> This pin becomes low level when $\overline{\text { RST }}=$ "L" or $\overline{\text { STBY }}$ = "L". |
| 47 | F2 | DO | V2 frequency output <br> A rectangular wave produced by a waveform shaping circuit is output. <br> This pin becomes low level when $\overline{\text { RST }}=$ "L" or $\overline{\text { STBY }}$ = "L". |
| 48 | F1 | DO | V1 frequency output <br> A rectangular wave produced by a waveform shaping circuit is output. <br> This pin becomes low level when $\overline{\text { RST }}=$ "L" or $\overline{\text { STBY }}$ $=" L$ ". |

## 4. Electrical characteristics

### 4.1 Absolute maximum rating

| Item | Symbol | MIN | MAX | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :--- |
| Power supply voltage | DVDD | -0.3 | +6.5 | V |  |
|  | AVDD | -0.3 | +6.5 |  |  |
| Ground level | AVSS <br> DVSS <br> BVSS | 0 |  |  | V |

Note ) It may cause a permanent damage to the device if used beyond listed conditions.

### 4.2 Recommended operating conditions

| Item | Symbol | MIN | TYP | MAX | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply <br> voltage | AVDD | 2.7 |  | 5.25 |  | V |
|  | DVDD | 2.7 |  | 5.25 |  |  |
| Analog reference <br> input voltage | VREF | 1.11 | 1.17 | 1.23 | V | Note 2 |
| Analog input <br> maximum voltage | V AIN <br> MAX | -1.0 |  | 1.0 | V | Note 3 |
| Analog input <br> voltage | V AIN | -FS |  | +FS | V | Note 4 |
| Operating <br> temperature | Ta | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |  |

Note 1: $-0.1 \mathrm{~V} \leq \mathrm{DVDD}-\mathrm{AVDD} \leq+0.1 \mathrm{~V}$
Note 2: This is a case when outside reference voltage is connected to VREFI.
$1.17 \mathrm{~V} \pm 5 \%$
Note 3: This range of analog input signal is to be calculated.
Note 4:

$$
\begin{aligned}
& \text { Vain }=(\text { AINP })-(\text { AINN }) \\
& \text { AINP: V1P, V2P, V3P; AINN: VIN } \\
& \text { Gain } \quad \begin{aligned}
& \times 1:-\mathrm{FS}=-1.0 \mathrm{~V},+\mathrm{FS}=1.0 \mathrm{~V} \\
& \times 2:-\mathrm{FS}=-0.5 \mathrm{~V},+\mathrm{FS}=0.5 \mathrm{~V} \\
& \times 4:-\mathrm{FS}=-0.25 \mathrm{~V},+\mathrm{FS}=0.25 \mathrm{~V} \\
& \text { AINP: I1P, I2P, I3P; AINN: I1N, I2N, I3N } \\
& \text { Gain } \quad \times 1:-\mathrm{FS}=-1.0 \mathrm{~V},+\mathrm{FS}=1.0 \mathrm{~V} \\
& \times 2:-\mathrm{FS}=-0.5 \mathrm{~V},+\mathrm{FS}=0.5 \mathrm{~V} \\
&- \\
& \times 8:-\mathrm{FS}=-0.125 \mathrm{~V},+\mathrm{FS}=0.125 \mathrm{~V} \\
& \quad- \\
& \times 16:-\mathrm{FS}=-0.0625 \mathrm{~V},+\mathrm{FS}=0.0625 \mathrm{~V} \\
&- \\
& \times 24:-\mathrm{FS}=-0.0417 \mathrm{~V},+\mathrm{FS}=0.0417 \mathrm{~V} \\
& \quad \\
& \times 32:-\mathrm{FS}=-0.03125 \mathrm{~V},+\mathrm{FS}=0.03125 \mathrm{~V}
\end{aligned}
\end{aligned}
$$

- Regarding the analog voltage input, ADC outputs a plus full scale code (7FFFh ) against the input over a + FS input and outputs a minus full scale code ( 8000 h ) against the input under -FS.
- Regarding the analog current input, ADC outputs a plus full scale code (1FFFFh) against the input over a +FS input and outputs a minus full scale code (20000h) against the input under -FS.


### 4.3 Analog characteristics

Conditions: $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{AVDD}=\mathrm{DVDD}=5.0 \mathrm{~V}$,
$\mathrm{V}_{\mathrm{REF}}=1.17 \mathrm{~V}$, XCLK $=12.9024 \mathrm{MHz}$,
Signal frequency $=50 \mathrm{~Hz}$, Measured bandwidth $=10$ to $1.5 \mathrm{kHz} ;$
Unless otherwise specified.

### 4.3.1 PGA

Voltage side

| Item | MIN | TYP | MAX | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input range <br> Gain setting : <br> $\times 4(12 \mathrm{~dB})$ |  |  |  |  |  |
| $\times 2(6 \mathrm{~dB})$ |  | $\pm 0.25$ |  |  |  |
| $\times 1(0 \mathrm{~dB})$ | $\pm 0.95$ | $\pm 0.5$ |  | $\mathrm{~V}_{\mathrm{p} \text { p }}$ | Note 5 |
|  | $\pm 1.0$ | $\pm 1.05$ |  |  |  |
| Input impedance | 350 |  |  | $\mathrm{k} \Omega$ | Note 6 |

Note 5: Only applicable for V (voltage) input. This is a full-scale value of analog input voltage $\left(\mathrm{V}_{\text {AIN }}=(\right.$ AINP $)-($ AINN $\left.)\right)$. VIN is usually connected to AGND and each analog input voltage is added with reference to VIN.
Note 6: Input impedance between AINP (V1P, V2P, V3P) and AINN (VIN).
Minimum value is when gain is set at $\times 4(12 \mathrm{~dB})$. Input impedance is reversed proportional to the gain setting.

Current side

| Item | MIN | TYP | MAX | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input range |  |  |  |  |  |
| Gain setting: |  |  |  |  |  |
| $\times 32(30 \mathrm{~dB})$ |  |  |  |  |  |
| $\times 24(27.6 \mathrm{~dB})$ |  | $\pm 0.0313$ |  |  |  |
| $\times 16(24 \mathrm{~dB})$ |  | $\pm 0.0417$ |  | $\mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ | Note 7 |
| $\times 8(18 \mathrm{~dB})$ |  | $\pm 0.0625$ |  |  |  |
| $\times 4(12 \mathrm{~dB})$ |  | $\pm 0.125$ |  |  |  |
| $\times 2(6 \mathrm{~dB})$ |  | $\pm 0.25$ |  |  |  |
| $\times 1(0 \mathrm{~dB})$ | $\pm 0.95$ | $\pm 0.5$ |  |  |  |
| Input impedance | 200 |  | $\pm 1.0$ |  |  |

Note 7: Only applicable for I(current) input (differential input). This is a full-scale value of analog input voltage $\left(\mathrm{V}_{\text {AIN }}=(\right.$ AINP $)-($ AINN $)$ ).
Note 8: Input impedance between AINP (I1P, I2P, I3P) and AINN (I1N, I2N, I3N).
Minimum value is when gain is set at $\times 8(18 \mathrm{~dB})$. Input impedance is reversed proportional to gain setting.

### 4.3.2 ADC

Voltage side

| Item | MIN | TYP | MAX | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  | 16 | bit |  |
| S/N+D |  | 65 |  | dB | Note 9 |
| Isolation between <br> current and voltage |  | 100 |  | dB | Note 10 |
| Crosstalk between <br> voltage channels |  | 100 |  | dB |  |
| Power factor adjustment <br> range between current <br> and voltage | -613.84 |  | 613.84 | us | Note 11 |
| Power factor adjustment <br> accuracy between <br> current and voltage |  | 1.24 |  | us | Note 12 |
| ADC period |  | 3.15 |  | kHz | Note 13 |

Note 9: This is the value when analog input signal is applied at -6 dB of full scale value with PGA $=0 \mathrm{~dB}$. This is the ratio between RMS value of input signal and summation of RMS values of all frequencies from 10 Hz to 1.5 kHz excluding the input signal.
Note 10: This is the isolation value between voltage side ADC and current side ADC.
Note 11: This is the delay adjustment range of voltage side against current side.

+ side setting delays starting point of A/D conversion at voltage side against starting point of $A / D$ conversion at current side in the range of 0 us to +613.84 us, while - side setting delays starting point of A/D conversion at current side against starting point of $\mathrm{A} / \mathrm{D}$ conversion at voltage side in the range of 0 us to +613.84 us. This enables the delay adjustment range at voltage side against current side from -613.84 us to +613.84 us. Please note that when the delay adjustment is changed from + to - or - to + during the operation of the IC, A/D conversion data becomes uncontinuous.
Note 12: Delay adjustment step is 1.24 us.
Note 13: ADC period is 3.15 kHz at every channel.

Current side

| Item | MIN | TYP | MAX | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  | 18 | bit |  |
| S/N+D |  | 65 |  | dB | Note 14 |
| Isolation between <br> current and voltage |  | 100 |  | dB | Note 15 |
| Crosstalk between <br> current channels |  | 100 |  | dB |  |
| ADC period |  | 3.15 |  | kHz | Note 16 |

Note 14: This is the value when analog input signal is applied at -6 dB of full scale value with PGA $=0 \mathrm{~dB}$. This is the ratio between RMS value of input signal and summation of RMS values of all frequencies from 10 Hz to 1.5 kHz excluding the input signal.
Note 15: This is the isolation value between voltage side ADC and current side ADC.
Note 16: ADC period is 3.15 kHz at every channel.

### 4.3.3 Reference voltage

| Item | MIN | TYP | MAX | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VREF output level | 1.11 | 1.17 | 1.23 | V | Note 17 |
| VREF temperature drift |  | 30 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ | Note 18 |

Note 17: Output level of VREFO. It outputs $1.17 \mathrm{~V} \pm 5 \%$ with reference to AVSS.
Note 18: The temperature drift of VREFO output level.

### 4.3.4 Temperature sensor

| Item | MIN | TYP | MAX | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature range | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| Resolution |  | 1 |  | ${ }^{\circ} \mathrm{C}$ | Note 19 |
| Accuracy |  | $\pm 5$ |  | ${ }^{\circ} \mathrm{C}$ | Note 20 |

Note 19: Resolution value when the value of temperature register is read from the register.
Note 20: This is the difference between the value of temperature register and real value at $25^{\circ} \mathrm{C}$.

### 4.3.5 Power supply

| Item | MIN | TYP1 | TYP2 | MAX | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power consumption |  | 18 | 40 | 70 | mW | Note 21 |
| Standby Current |  | 1 | 1 | 20 | uA | Note 21 |

Note 21: TYP1 is the value at $\mathrm{AVDD}=\mathrm{DVDD}=3.0 \mathrm{~V}$ and TYP 2 is the value at $\mathrm{AVDD}=\mathrm{DVDD}$ $=5.0 \mathrm{~V}$. Consumption current is measured on condition of which all digital inputs are connected to DVDD or DVSS and all analog inputs are connected to analog input bias level. It does not contain output current. $\mathrm{AVDD}=\mathrm{DVDD}=2.7 \mathrm{~V}$ to 5.25 V .

### 4.3.6 Filter characteristics

$\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}, \mathrm{AVDD}=\mathrm{DVDD}=2.7 \mathrm{~V}$ to 5.25 V ,
$\mathrm{XCLK}=12.9024 \mathrm{MHz}$ (Filter characteristics is proportional to the frequency of XCLK.)

### 4.3.6.1 FIR filter (LPF)

| Item |  | MIN | TYP | MAX | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pass band | $\pm 0.008 \mathrm{~dB}$ | 45 |  | 66 | Hz |  |
|  | +0.008 dB <br> -0.910 dB | 0 |  | 1500 |  |  |
| Attenuation <br> level at stop band | at 10.0 kHz | 74.0 |  |  | dB |  |

### 4.3.6.2 HPF

| Item |  | MIN | TYP | MAX | Unit | Reference |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
|  | -3 dB |  | 1.3 |  |  |  |
|  | -0.5 dB |  | 3.6 |  |  |  |
|  | -0.1 dB |  | 8.7 |  |  |  |
|  | -0.004 dB |  | 45 |  |  |  |
| Phase shift value | -0.002 dB |  | 66 |  |  |  |

### 4.3.6.3 90 degree phase shifter

| Item |  | MIN | TYP | MAX | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase shift <br> value | 45 to 66 Hz | 89.98 | 90 | 90.02 | degree | Note 22 |
| Gain error | 0 to 1500 Hz |  |  | $\pm 0.001$ | dB | Note 23 |

Note 22: Phase difference between two inputs.
Note 23: Gain error between input and output of 90 degree phase shifter.

### 4.3.6.4 IIR filter (LPF)

| Item |  | MIN | TYP | MAX | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pass band | $\pm 0.1 \mathrm{~dB}$ | 0 |  | 0.4 | Hz |  |
| Attenuation <br> level at stop <br> band | at 100 Hz | 60 |  |  | dB |  |

### 4.3.7 DC characteristics

$\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}, \mathrm{AVDD}=\mathrm{DVDD}=2.7$ to 5.25 V

| Item | Symbol | MIN | TYP | MAX | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High level input voltage | VIH | $0.7(\mathrm{DVDD})$ |  |  | V | Note 24 |
| Low level input voltage | VIL |  |  | 0.3 (DVDD) | V | Note 24 |
| High level output voltage <br> Iout=0.5mA <br> For RPO/TPO/RQO/TQO <br> Iout=2mA | VoH | (DVDD)-0.4 |  |  |  |  |
| Low level output voltage <br> Iout=-0.5mA | VoL |  |  | 0.4 | V |  |
| For RPO/TPO/RQO/TQO <br> Iout=-2mA |  |  |  |  |  |  |
| Input leak current | IIN |  |  | $\pm 10$ | uA |  |

Note 24: Except TEST1, TEST2, and TEST3 pins.

### 4.3.8 Switching characteristics

$\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}, \mathrm{AVDD}=\mathrm{DVDD}=2.7 \sim 5.25 \mathrm{~V}$,
$\mathrm{CL}=20 \mathrm{pF}, \mathrm{XCLK}=12.9024 \mathrm{MHz}$

| Item | Symbol | Pin | MIN | TYP | MAX | Unit | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Clock Frequency | fSCLK | SCLK |  |  | 4 | MHz |  |
| "H" pulse width | tsckh | SCLK | 100 |  |  | ns | Fig. 1 |
|  | touth | $\begin{aligned} & \text { RPO,TPO } \\ & \text { RQO,TQO } \end{aligned}$ |  |  | $\begin{aligned} & 59.5 \\ & \pm 0.2 \end{aligned}$ | us | Fig. 3 <br> Note 25 |
| "L" pulse width | tsckl | SCLK | 100 |  |  | ns | Fig. 1 |
|  | trstL | RST | 1 |  |  | us | Fig. 4 |
|  | tstBL | STBY | 1 |  |  |  |  |
|  | $\mathrm{t}_{\text {DISL }}$ | DIS | 1 |  |  |  |  |
| Hold time | tcckh | CS $\rightarrow$ SCLK | 100 |  |  | ns | Fig. 1 |
|  | tCKDH | $\underset{\substack{\text { SCLK } \\ \rightarrow \mathrm{DI}}}{ }$ | 50 |  |  |  |  |
| Setup time | $\mathrm{t}_{\text {CKDS }}$ | $\underset{\substack{\text { SCLK } \\ \rightarrow \mathrm{DI}}}{ }$ | 50 |  |  | ns | Fig. 1 |
|  | $\mathrm{t}_{\text {CCKS }}$ | $\begin{gathered} \mathrm{CS} \\ \rightarrow \mathrm{SCLK} \end{gathered}$ | 100 |  |  |  |  |
| Data output | tcKDV | $\begin{aligned} & \text { SCLK } \\ & \rightarrow \mathrm{DO} \end{aligned}$ |  |  | 80 | ns | Fig. 2 |
|  | $\mathrm{t}_{\text {CKDZ }}$ | $\begin{aligned} & \text { SCLK } \\ & \rightarrow \mathrm{DO} \end{aligned}$ |  |  | 200 |  |  |

Note 25: In case of PULSW11-0=000H (default).

In writing


Fig. 1

In reading


Fig. 2



Fig. 4 tDISL
(Note) Reading and writing control is executed by commands of Control setting register, ADD.'21h'.

## 5. Function

### 5.1 Power on sequence

| Operation phase | Comment |
| :---: | :---: |
| Ph1 $\overline{\text { RST }}: \mathrm{L}$ | Operation of all circuits including serial interface and oscillator circuits is halted and digital circuits including input / output register, control register and data register are initialized. At the same time F1, F2, F3, RPO, TPO, RQO,TQO, TPST, RQST and TQST becomes "L" level and DO becomes high impedance state. |
| $\begin{array}{\|l\|l} \hline \frac{\mathrm{Ph} 2}{} & \\ \hline \frac{\mathrm{STBY}}{\mathrm{RST}} & : \mathrm{L} \\ \hline \end{array}$ | A serial interface circuit (input / output register) becomes active and it is possible to write in and read registers. |
| Ph3 $\begin{array}{ll} \overline{\mathrm{DIS}} & : \mathrm{L} \\ \overline{\mathrm{STBY}} & : \mathrm{H} \\ \overline{\mathrm{RST}} & : \mathrm{H} \end{array}$ | All circuits except active power to frequency conversion circuit and reactive power to frequency conversion circuit become active. At this moment, RPO, TPO, RQO, TQO, RPST, TPST, RQST and TQST keeps "L" level. <br> Oscillator circuit starts oscillation with $\overline{\text { RST }}=\overline{\text { STBY }}=$ " $H$ " and ADC sequence is started. It normally needs 300 mS before oscillation frequency and HPF are stabilized. The accuracy of ADC and calibration is not guaranteed during this period. |
| $\frac{\frac{\mathrm{Ph} 4}{\mathrm{DIS}}}{\frac{\mathrm{DIS}}{\mathrm{STBY}}}: \begin{aligned} & \mathrm{H} \\ & \frac{\mathrm{H}}{\mathrm{RST}} \\ & : H \end{aligned}$ | All circuits become active, but the changing of the state from Ph 3 to Ph 4 must be done after 300 mS are being elapsed in Ph 3 state. |



Fig. 5 Power on sequence

### 5.2 Registers

### 5.2.1 Writing data into registers

It is possible to access a serial interface circuit with $\overline{\mathrm{RST}}=$ " H ", $\overline{\mathrm{CS}}=$ "L".
By applying a serial clock at SCLK pin, input data is written into an input shift register. Input data consists of 7 bits of address, one bit "L" level writing command and 16 bits data strings.

The state of DI is sampled at rising edge of SCLK for 24 times after $\overline{\mathrm{CS}}=$ "L" and transferred into the shift register. 16 bits data, which have been written into input shift data register will be transferred to the corresponding control register at the rising edge of $\overline{\mathrm{CS}}$.

In a case that the number of clocks of SCLK is either less than 24 times or more than 25 times, input data will not be transferred into the corresponding control register.
The number of clocks of SCLK should be applied for 24 times even if the writing data consist of less than 16 bits format. And SCLK must be started at "H" state and ended at "H" state.


Fig. 6 writing timing to registers

### 5.2.2 Reading data from registers

It is possible to access a serial interface circuit with $\overline{\mathrm{RST}}=" \mathrm{H} " \overline{\mathrm{CS}}=$ "L".
By applying a serial clock at SCLK pin, input data is written into an input shift register. Input data consists of 7 bits of address, one-bit "H" level reading command is followed.

The state of DI is sampled at rising edge of SCLK for 8 times after $\overline{C S}=$ "L", transferred into the shift register and specified the starting address.

In the starting address, the first 7 bits show the address of the control register which data should be stored and the next 1 bit shows either reading or writing. If the bit is " H ", it means reading. If the bit is "L", it means writing.
In case that data specified with only one address is read (when ADD. ' 21 h ', bit1=' 1 '), 16 bit data which is specified by reading indication register is loaded into the shift register from the controlling register at the first falling edge of SCLK following after the starting address and data is output at DO pin. After that, data is continuously output at every SCLK's falling edge and 16 -bit data, which have been loaded into the output shift register are output.

Furthermore, the next 16 -bit data at the next address are output if SCLK is input continuously. This makes it possible to read data from registers continuously without readdressing.

If SCLK is applied even after, data at the last address ADD. '59h' being output, the LSI outputs "L" as far as $\overline{\mathrm{CS}}$ pin remains "L". DO pin becomes high impedance state when
$\overline{\mathrm{CS}}$ pin is controlled at " H " state. In a case that $\overline{\mathrm{CS}}$ pin becomes " H " state before all data being output, DO pin becomes high impedance state and reading procedure is halted. In addition, SCLK must be started at " H " state and ended at " H " state.
When the data loading period into the output register and data renewal period coincide each other, the bit15 (INVALID) of data at ADD. '21h' becomes "H" level. The INVALID bit at ADD. '21h' keeps "H" level until the content of ADD. '21h' will have been read, and it will be cleared after the reading.


Fig. 7 Reading timing from controlling registers

## Initialization of registers

All registers are initialized and the initial values are loaded with "L" level at $\overline{\operatorname{RST}}$ pin.

### 5.2.3 Mapping of controlling registers

## [Readable and writable registers]

Initial value of controlling registers below is set to comply with Japanese standard.
In a case that the LSI is used to comply with IEC standard, initial value of some registers should be modified. Please refer to the chapter 5.5 , which describes the way of the system calibration in IEC mode.

| Address A6-0 | R/W | Symbol | Name | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 00h | R/W | RPR | RP rated active power threshold value | 9999h |
| 01h |  |  |  | 00C9h |
| 02h | R/W | TPR | TP rated active power threshold value | 9999h |
| 03h |  |  |  | 00C9h |
| 04h | R/W | RQR | RQ rated reactive power threshold value | 9999h |
| 05h |  |  |  | 00C9h |
| 06h | R/W | TQR | TQ rated reactive power threshold value | 9999h |
| 07h |  |  |  | 00C9h |
| 08h | R/W | RPST/TPST/ RQST/TQST | RP/TP/RQ/TQ starting power threshold value for Japanese specification | 1111h |
| 09h | R/W | B2B | B2 balance value | 0000h |
| 0Ah | R/W | B3B | B3 balance value | 0000h |
| 0Bh | R/W | RPL/RQL | RP/RQ light load value | 0000h |
| 0Ch | R/W | TPL/TQL | TP/TQ light load value | 0000h |
| 0Dh | R/W | PFCN1 | N1 power factor adjustment value | 0000h |
| 0Eh | R/W | PFCN2 | N 2 power factor adjustment value | 0000h |
| 0Fh | R/W | PFCN3 | N3 power factor adjustment value | 0000h |
| 10h | R/W | PGAV1/PGAI1 | PGA1 gain | 0401h |
| 11 h | R/W | PGAV2/PGAI2 | PGA2 gain | 0401h |
| 12h | R/W | PGAV3/PGAI3 | PGA3 gain | 0401h |
| 13h | R/W | VTHR1/VTHF1 | F1 threshold value | 2B2Dh |
| 14h | R/W | VTHR2/VTHF2 | F2 threshold value | 2B2Dh |
| 15 h | R/W | VTHR3/VTHF3 | F3 threshold value | 2B2Dh |
| 16h | R/W | FULV1/FULI1 | Full scale adjustment 1 | 0000h |
| 17h | R/W | FULV2/FULI2 | Full scale adjustment 2 | 0000h |
| 18h | R/W | FULV3/FULI3 | Full scale adjustment 3 | 0000h |
| 19h | R/W | VOFF | Voltage offset | 0000h |
| 1 Ah | R/W |  |  | 0000h |
| 1Bh | R/W | IOFF | Current offset | 0000h |
| 1Ch | R/W |  |  | 0000h |
| 1Dh | R/W | PWADD | Power addition able or disable control | 0000h |
| 1Eh | R/W | SENDOU | Creeping current threshold value for IEC specification | 003Ah |
| 1Fh | R/W | PULSW | Pulse width of output powers for IEC specification | 0000h |
| 20h | R/W | FUNC_SET | Function setting | 0000h |
| 21h | R/W | CONTL_SET | Control setting | 0000h |

## [Read only registers]

| Address | R/W | Symbol | Name | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 22 h | R | V1AD | V (voltage) 1 instantaneous value | 0000h |
| 23h | R | V2AD | V (voltage) 2 instantaneous value | 0000h |
| 24h | R | V3AD | V (voltage)3 instantaneous value | 0000h |
| 25 h | R | I1HAD | I(current) 1 instantaneous value (upper bits) | 0000h |
| 26h | R | I2HAD | I(current)2 instantaneous value (upper bits) | 0000h |
| 27h | R | I3HAD | I(current)3 instantaneous value (upper bits) | 0000h |
| 28 h | R | ILAD | I1/I2/I3 instantaneous value (lower bits) | 0000h |
| 29h | R | V1RMS | V(voltage)1 RMS value | 0000h |
| 2Ah | R | V2RMS | V(voltage)2 RMS value | 0000h |
| 2Bh | R | V3RMS | V(voltage)3 RMS value | 0000h |
| 2 Ch | R | I1RMS | I(current)1 RMS value | 0000h |
| 2Dh | R | I2RMS | I(current)2 RMS value | 0000h |
| 2Eh | R | I3RMS | I(current)3 RMS value | 0000h |
| 2 F |  |  | Reserved |  |
| 30h | R | P1 | P1 instantaneous active power | 0000h |
| 31h |  |  |  | 0000h |
| 32h | R | P2 | P2 instantaneous active power | 0000h |
| 33h |  |  |  | 0000h |
| 34h | R | P3 | P3 instantaneous active power | 0000h |
| 35 h |  |  |  | 0000h |
| 36h | R | PSUM | Total instantaneous active power | 0000h |
| 37h |  |  |  | 0000h |
| 38h | R | Q1 | Q1 instantaneous reactive power | 0000h |
| 39h |  |  |  | 0000h |
| 3Ah | R | Q2 | Q2 instantaneous reactive power | 0000h |
| 3Bh |  |  |  | 0000h |
| 3Ch | R | Q3 | Q3 instantaneous reactive power | 0000h |
| 3 Dh |  |  |  | 0000h |
| 3Eh | R | QSUM | Total instantaneous reactive power | 0000h |
| 3Fh |  |  |  | 0000h |
| 40h | R | PTOTR | All total instantaneous active power (Receiving) | 0000h |
| 41h |  |  |  | 0000h |
| 42h | R | PTOTT | All total instantaneous active power (Transmitting) | 0000h |
| 43h |  |  |  | 0000h |
| 44h | R | QTOTR | All total instantaneous reactive power (Receiving) | 0000h |
| 45 h |  |  |  | 0000h |
| 46 h | R | QTOTT | All total instantaneous reactive power (Transmitting) | 0000h |
| 47h |  |  |  | 0000h |
| 48h | R | PPULSE | Active energy pulse | 0000h |
| 49h | R | QPULSE | Reactive energy pulse | 0000h |


| Address <br> A6-0 | R/W | Symbol | Name | Initial value |
| :---: | :---: | :---: | :---: | :---: |
| 4Ah | R | S1 | S1 apparent power | 0000h |
| 4Bh | R | S2 | S2 apparent power | 0000h |
| 4 Ch | R | S3 | S3 apparent power | 0000h |
| 4 Dh | R | SSUM | Total apparent power | 0000h |
| 4Eh | R |  |  | 0000h |
| 4Fh | - | - | Reserved | 0000h |
| 50h | R | RXPO | RPO active power accumulated value | 0000h |
| 51h | R | TXPO | TPO active power accumulated value | 0000h |
| 52h | R | RXQO | RQO reactive power accumulated value | 0000h |
| 53h | R | TXQO | TQO reactive power accumulated value | 0000h |
| 54h | R | PF1 | $\phi 1$ Power factor | 0000h |
| 55h | R | PF2 | ¢2 Power factor | 0000h |
| 56h | R | PF3 | ¢3 Power factor | 0000h |
| 57h | R | TEMP | Temperature | 0080h |
| 58h | R/W | TEMP_COEF | Temp. adjustment coefficient (Gain) | 1C2Ah |
| 59h | R/W | TOFFSET | Temp. adjustment coefficient (Offset) | 0000h |

Minute register mapping


| $\begin{gathered} \text { Address } \\ \text { A6-0 } \end{gathered}$ | Data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{gathered} 10 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | PGAI1_5-0 |  |  |  |  |  | 0401h |
|  | - | - | - | - | - | PGAV1_2-0 |  |  |  |
| $\begin{gathered} 11 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | PGAI2_5-0 |  |  |  |  |  | 0401h |
|  | - | - | - | - | - | PGAV2_2-0 |  |  |  |
| $\begin{gathered} 12 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | PGAI3_5-0 |  |  |  |  |  | 0401h |
|  | - | - | - | - | - |  | GAV3_2 |  |  |
| $\begin{gathered} 13 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | VTHF1_7-0 |  |  |  |  |  |  |  | 2B2Dh |
|  | VTHR1_7-0 |  |  |  |  |  |  |  |  |
| $\begin{gathered} 14 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | VTHF2_7-0 |  |  |  |  |  |  |  | 2B2Dh |
|  | VTHR2_7-0 |  |  |  |  |  |  |  |  |
| $\begin{gathered} 15 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | VTHF3_7-0 |  |  |  |  |  |  |  | 2B2Dh |
|  | VTHR3_7-0 |  |  |  |  |  |  |  |  |
| $\begin{gathered} 16 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | FULI1_7-0 |  |  |  |  |  |  |  | 0000h |
|  | FULV1_7-0 |  |  |  |  |  |  |  |  |
| $\begin{gathered} 17 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | FULI2_7-0 |  |  |  |  |  |  |  | 0000h |
|  | FULV2_7-0 |  |  |  |  |  |  |  |  |
| $\begin{gathered} 18 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | FULI3_7-0 |  |  |  |  |  |  |  | 0000h |
|  | FULV3_7-0 |  |  |  |  |  |  |  |  |
| $\begin{gathered} 19 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | VOFF15-8 |  |  |  |  |  |  |  | 0000h |
|  | VOFF7-0 |  |  |  |  |  |  |  |  |
| $\begin{gathered} 1 \mathrm{~A} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | - | - | - | - | - | - | 0000h |
|  | VOFF23-16 |  |  |  |  |  |  |  |  |
| $\begin{gathered} \text { 1Bh } \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | IOFF15-8 |  |  |  |  |  |  |  | 0000h |
|  | IOFF7-0 |  |  |  |  |  |  |  |  |
| $\begin{gathered} 1 \mathrm{Ch} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | - | - | - | - | - | - | 0000h |
|  | IOFF23-16 |  |  |  |  |  |  |  |  |
| $\begin{gathered} 1 \mathrm{Dh} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | QSSEL | S3DIS | S2DIS | S1DIS | Q3DIS | Q2DIS | Q1DIS | 0000h |
|  | - | - | - | - | - | P3DIS | P2DIS | P1DIS |  |
| $\begin{gathered} 1 \mathrm{Eh} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | - | - | - | - | - | SENDOU8 | 003Ah |
|  | SENDOU7-0 |  |  |  |  |  |  |  |  |
| $\begin{gathered} 1 \mathrm{Fh} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | RDIV1-0 |  | QODIS | PODIS | PULSW11-8 |  |  |  | 0000h |
|  | PULSW7-0 |  |  |  |  |  |  |  |  |


| AddressA6-0 | Data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{gathered} 20 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | ZSI3 | ZSI2 | ZSI1 | ZSV3 | ZSV2 | ZSV1 | 0000h |
|  | CAL | PFSEL | SSEL | IEC | HPF | TEMP | FULLI | FULLV |  |
| $\begin{gathered} 21 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | INVALID | - | - | - | - | - | - | - | 0000h |
|  | - | - | RMSRD1-0 |  | ADRD1-0 |  | RDY1-0 |  |  |
| $\underset{(\mathrm{R})}{22 \mathrm{~h}}$ | V1AD15-8 |  |  |  |  |  |  |  | 0000h |
|  | V1AD7-0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 23 \mathrm{~h} \\ & \text { (R) } \end{aligned}$ | V2AD15-8 |  |  |  |  |  |  |  | 0000h |
|  | V2AD7-0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 24 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | V3AD15-8 |  |  |  |  |  |  |  | 0000h |
|  | V3AD7-0 |  |  |  |  |  |  |  |  |
| $25 \mathrm{~h}$(R) | I1AD17-10 |  |  |  |  |  |  |  | 0000h |
|  | I1AD9-2 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 26 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | I2AD17-10 |  |  |  |  |  |  |  | 0000h |
|  | I2AD9-2 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 27 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | I3AD17-10 |  |  |  |  |  |  |  | 0000h |
|  | I3AD9-2 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 28 \mathrm{~h} \\ & \text { (R) } \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - |  |  |  |  |  |  |  |
| $\begin{aligned} & 29 \mathrm{~h} \\ & \text { (R) } \end{aligned}$ | V1RMS15-8 |  |  |  |  |  |  |  | 0000h |
|  | V1RMS7-2 |  |  |  |  |  | - | - |  |
| $\underset{(\mathrm{R})}{2 \mathrm{Ah}}$ | V2RMS15-8 |  |  |  |  |  |  |  | 0000h |
|  | V2RMS7-2 |  |  |  |  |  | - | - |  |
| $\underset{(\mathrm{R})}{2 \mathrm{Bh}}$ | V3RMS15-8 |  |  |  |  |  |  |  | 0000h |
|  | V3RMS7-2 |  |  |  |  |  | - | - |  |
| $\begin{gathered} 2 \mathrm{Ch} \\ \text { (R) } \end{gathered}$ | I1RMS15-8 |  |  |  |  |  |  |  | 0000h |
|  | I1RMS7-0 |  |  |  |  |  |  |  |  |
| $\underset{(\mathrm{R})}{2 \mathrm{Dh}}$ | I2RMS15-8 |  |  |  |  |  |  |  | 0000h |
|  | I2RMS7-0 |  |  |  |  |  |  |  |  |
| $\begin{gathered} \text { 2Eh } \\ \text { (R) } \end{gathered}$ | I3RMS15-8 |  |  |  |  |  |  |  | 0000h |
|  | I3RMS7-0 |  |  |  |  |  |  |  |  |
| 2Fh <br> (R) | Reserved |  |  |  |  |  |  |  | 0000h |
|  | Reserved |  |  |  |  |  |  |  |  |

AsahiKASEI

| $\begin{gathered} \text { Address } \\ \text { A6-0 } \end{gathered}$ | Data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{aligned} & 30 \mathrm{~h} \\ & \text { (R) } \end{aligned}$ | P1_15-8 |  |  |  |  |  |  |  | 0000h |
|  | P1_7-0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 31 \mathrm{~h} \\ & \text { (R) } \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | - | P1_19-16 |  |  |  |  |
| $\begin{gathered} 32 \mathrm{~h} \\ (\mathrm{R}) \end{gathered}$ | P2_15-8 |  |  |  |  |  |  |  | 0000h |
|  | P2_7-0 |  |  |  |  |  |  |  |  |
| 33h <br> (R) | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | - | P2_19-16 |  |  |  |  |
| $\begin{aligned} & 34 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | P3_15-8 |  |  |  |  |  |  |  | 0000h |
|  | P3_7-0 |  |  |  |  |  |  |  |  |
| $35 \mathrm{~h}$(R) | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | - | P3_19-16 |  |  |  |  |
| 36h <br> (R) | PSUM15-8 |  |  |  |  |  |  |  | 0000h |
|  | PSUM7-0 |  |  |  |  |  |  |  |  |
| $37 \mathrm{~h}$(R) | - | - | - | - | - | - | - | - |  |
|  | PSUM21-16 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 38 \mathrm{~h} \\ & \text { (R) } \end{aligned}$ | Q1_15-8 |  |  |  |  |  |  |  | 0000h |
|  | Q1_7-0 |  |  |  |  |  |  |  |  |
| $39 \mathrm{~h}$(R) | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | - | Q1_19-16 |  |  |  |  |
| $\begin{gathered} \text { 3Ah } \\ \text { (R) } \end{gathered}$ | Q2_15-8 |  |  |  |  |  |  |  | 0000h |
|  | Q2_7-0 |  |  |  |  |  |  |  |  |
| $3 \mathrm{Bh}$(R) | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | - | Q2_19-16 |  |  |  |  |
| $\begin{gathered} 3 \mathrm{Ch} \\ \text { (R) } \end{gathered}$ | Q3_15-8 |  |  |  |  |  |  |  | 0000h |
|  | Q3_7-0 |  |  |  |  |  |  |  |  |
| $\begin{gathered} \text { 3Dh } \\ \text { (R) } \end{gathered}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | - | Q3_19-16 |  |  |  |  |
| $\begin{gathered} \text { 3Eh } \\ \text { (R) } \end{gathered}$ | QSUM15-8 |  |  |  |  |  |  |  | 0000h |
|  | QSUM7-0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { 3Fh } \\ & \text { (R) } \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | QSUM21-16 |  |  |  |  |  |  |


| Address A6-0 | Data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{aligned} & \text { 40h } \\ & \text { (R) } \end{aligned}$ | PTOTR15-8 |  |  |  |  |  |  |  | 0000h |
|  | PTOTR7-0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { 41h } \\ & \text { (R) } \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | PTOTR23-16 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 42 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | PTOTT15-8 |  |  |  |  |  |  |  | 0000h |
|  | PTOTT7-0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 43 \mathrm{~h} \\ & \text { (R) } \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | PTOTT23-16 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { 44h } \\ & \text { (R) } \end{aligned}$ | QTOTR15-8 |  |  |  |  |  |  |  | 0000h |
|  | QTOTR7-0 |  |  |  |  |  |  |  |  |
| $45 \mathrm{~h}$(R) | - | - | - | - | - | - | - | - | 0000h |
|  | QTOTR23-16 |  |  |  |  |  |  |  |  |
| $46 \mathrm{~h}$(R) | QTOTT15-8 |  |  |  |  |  |  |  | 0000h |
|  | QTOTT7-0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 47 \mathrm{~h} \\ & \text { (R) } \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | QTOTT23-16 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { 48h } \\ & \text { (R) } \end{aligned}$ | PD | - | PPULSE13-8 |  |  |  |  |  | 0000h |
|  | PPULSE7-0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 49 \mathrm{~h} \\ & \text { (R) } \end{aligned}$ | QD | - | QPULSE13-8 |  |  |  |  |  | 0000h |
|  | QPULSE7-0 |  |  |  |  |  |  |  |  |
| $\begin{gathered} 4 \mathrm{Ah} \\ (\mathrm{R}) \end{gathered}$ | S1_15-8 |  |  |  |  |  |  |  | 0000h |
|  | S1_7-0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { 4Bh } \\ & (\mathrm{R}) \end{aligned}$ | S2_15-8 |  |  |  |  |  |  |  | 0000h |
|  | S2_7-0 |  |  |  |  |  |  |  |  |
| $4 \mathrm{Ch}$(R) | S3_15-8 |  |  |  |  |  |  |  | 0000h |
|  | S3_7-0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { 4Dh } \\ & \text { (R) } \end{aligned}$ | SSUM15-8 |  |  |  |  |  |  |  | 0000h |
|  | SSUM7-0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { 4Eh } \\ & \text { (R) } \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | - | - | - |  |  |  |
| $4 \mathrm{Fh}$(R) | Reserved |  |  |  |  |  |  |  | 0000h |
|  | Reserved |  |  |  |  |  |  |  |  |


| Address A6-0 | Data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| 50h <br> (R) | RXPO15-8 |  |  |  |  |  |  |  | 0000h |
|  | RXPO7-0 |  |  |  |  |  |  |  |  |
| $51 \mathrm{~h}$(R) | TXPO15-8 |  |  |  |  |  |  |  | 0000h |
|  | TXPO7-0 |  |  |  |  |  |  |  |  |
| $52 \mathrm{~h}$(R) | RXQO15-8 |  |  |  |  |  |  |  | 0000h |
|  | RXQO7-0 |  |  |  |  |  |  |  |  |
| $53 \mathrm{~h}$(R) | TXQO15-8 |  |  |  |  |  |  |  | 0000h |
|  | TXQO7-0 |  |  |  |  |  |  |  |  |
| 54h <br> (R) | PF1_14-8 |  |  |  |  |  |  |  | 0000h |
|  | PF1_7-0 |  |  |  |  |  |  |  |  |
| 55h <br> (R) | PF2_14-8 |  |  |  |  |  |  |  | 0000h |
|  | PF2_7-0 |  |  |  |  |  |  |  |  |
| 56h(R) | PF3_14-8 |  |  |  |  |  |  |  | 0000h |
|  | PF3_7-0 |  |  |  |  |  |  |  |  |
| $57 \mathrm{~h}$(R) | - | - | - | - | - | - | - | - | 0080h |
|  | TEMP7-0 |  |  |  |  |  |  |  |  |
| $\begin{gathered} 58 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | - | TCOEF12-8 |  |  |  |  | 1C2Ah |
|  | TCOEF7-0 |  |  |  |  |  |  |  |  |
| $\begin{gathered} 59 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | TOFFSET4-0 |  |  |  |  |  |

### 5.2.4 Controlling registers

Rated power threshold value setting (ADD. 00h, 01h, 02h, 03h, 04h, 05h, 06h, 07h)

| $\begin{gathered} \text { Address } \\ \text { A6-0 } \end{gathered}$ | Data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{gathered} 00 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | RPR15-8 (Same as below) |  |  |  |  |  |  |  | 9999h |
|  | RPR7-0 (Rated active power threshold value at receiving mode) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 01 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ |  |  |  |  |  |  | $\begin{array}{r} \mathrm{R} \\ \text { (Sam } \end{array}$ | $\begin{aligned} & \hline \hline \text { elow) } \\ & \text { ell } \end{aligned}$ | 00C9h |
|  | RPR23-16 (Rated active power threshold value at receiving mode) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 02 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | TPR15-8 (Same as below) |  |  |  |  |  |  |  | 9999h |
|  | TPR7-0 (Rated active power threshold value at transmitting mode) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 03 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ |  |  |  |  |  |  | $\begin{array}{r} \mathrm{T} \\ \text { (Sam } \end{array}$ | $\begin{aligned} & \hline \hline \text { elow) } \\ & \hline \end{aligned}$ | 00C9h |
|  | TPR23-16 (Rated active power threshold value at transmitting mode) |  |  |  |  |  |  |  |  |
| $\begin{gathered} \hline 04 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | RQR15-8 (Same as below) |  |  |  |  |  |  |  | 9999h |
|  | RQR7-0 (Rated reactive power threshold value at receiving mode) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 05 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | - | - | - |  | $\begin{array}{r} \mathrm{R} \\ \text { (Sam } \end{array}$ | $\begin{aligned} & \hline \hline 24 \\ & \text { elow) } \end{aligned}$ | 00C9h |
|  | RQR23-16 (Rated reactive power threshold value at receiving mode) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 06 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | TQR15-8 (Same as below) |  |  |  |  |  |  |  | 9999h |
|  | TQR7-0 (Rated reactive power threshold value at transmitting mode) |  |  |  |  |  |  |  |  |
| $07 \mathrm{~h}$(R/W) | - | - | . | - | - | . | $\begin{array}{r} \mathrm{T} \\ \text { (Sam } \end{array}$ | $\begin{aligned} & \hline \hline 24 \\ & \text { elow) } \end{aligned}$ | 00C9h |
|  | TQR23-16 (Rated reactive power threshold value at transmitting mode) |  |  |  |  |  |  |  |  |

[RP Rated active power threshold value] This is the threshold value for producing the pulse of active power at receiving mode.
The value should be $0000000 \mathrm{~h} \leq \mathrm{WRPR} \leq 3$ FFFFFFh
[TP Rated active power threshold value] This is the threshold value for producing the pulse of active power at transmitting mode.

$$
0000000 \mathrm{~h} \leq \mathrm{WTPR} \leq 3 \mathrm{FFFFFFh}
$$

[RQ Rated reactive power threshold value] This is the threshold value for producing the pulse of reactive power at receiving mode.

$$
0000000 \mathrm{~h} \leq \mathrm{WRQR} \leq 3 \mathrm{FFFFFFh}
$$

[TQ Rated reactive power threshold value] This is the threshold value for producing the pulse of reactive power at transmitting mode.

$$
0000000 \mathrm{~h} \leq \mathrm{WTQR} \leq 3 \mathrm{FFFFFFh}
$$

The initial value of RP, TP, RQ and TQ is set to meet the Japanese specification. 1000 pulses are output for one second when the half of full-scale signal is applied at each voltage and current input of three phases. It is needed to change these values into 3225 h to meet IEC specification.

Starting power threshold value setting (ADD. 08h)
This value should be modified to OFFFh to meet IEC standard.

| Address A6 -0 | Data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{gathered} 08 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | TQST3-0 (TQ starting power threshold value) |  |  |  | RQST3-0 (RQ starting power threshold value) |  |  |  | 1111h |
|  | TPST3-0 (TP starting power threshold value) |  |  |  | RPST3-0 (RP starting power threshold value) |  |  |  |  |

RP starting power threshold value setting

| Setting value |  |  |  | Starting power threshold value (Sec) | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| bit3 | bit2 | bit1 | bit0 |  |  |
| 0 | 0 | 0 | 0 | 0.70 | When "L" level pulse width at RPO pin is narrower than the starting power threshold value, the level at RPST pin becomes " H " level at the next rising edge of RPO pulse. <br> When "L" level pulse width at RPO pin is wider than the starting power threshold value, the level at RPST pin becomes "L" level after the starting power threshold value. |
| 0 | 0 | 0 | 1 | 0.75 |  |
| 0 | 0 | 1 | 0 | 0.80 |  |
| 0 | 0 | 1 | 1 | 0.85 |  |
| 0 | 1 | 0 | 0 | 0.90 |  |
| 0 | 1 | 0 | 1 | 0.95 |  |
| 0 | 1 | 1 | 0 | 1.00 |  |
| 0 | 1 | 1 | 1 | 1.05 |  |
| 1 | X | X | X | 0 | Regardless of the value at bit2 to bit0, '0' second is selected as the starting power threshold value. The level of RPST becomes " H " when the value of XP + RPL is positive. The level of RPST becomes "L" when the value of XP + RPL is negative. |

TP starting power threshold value setting

| Setting value |  |  |  | Starting power threshold value (Sec) | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| bit7 | bit6 | bit5 | bit4 |  |  |
| 0 | 0 | 0 | 0 | 0.70 | When "L" level pulse width at TPO pin is narrower than the starting power threshold value, the level at TPST pin becomes " H " level at the next rising edge of TPO pulse. <br> When "L" level pulse width at TPO pin is wider than the starting power threshold value, the level at TPST pin becomes "L" level after the starting power threshold value. |
| 0 | 0 | 0 | 1 | 0.75 |  |
| 0 | 0 | 1 | 0 | 0.80 |  |
| 0 | 0 | 1 | 1 | 0.85 |  |
| 0 | 1 | 0 | 0 | 0.90 |  |
| 0 | 1 | 0 | 1 | 0.95 |  |
| 0 | 1 | 1 | 0 | 1.00 |  |
| 0 | 1 | 1 | 1 | 1.05 |  |
| 1 | X | X | X | 0 | Regardless of the value at bit6 to bit4, ' 0 ' second is selected as the starting power threshold value. The level of TPST becomes " H " when the value of -XP + TPL is positive. The level of TPST becomes "L" when the value of - XP + TPL is negative. |

RQ starting power threshold value setting

| Setting value |  |  |  | Starting power threshold value (Sec) | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| bit11 | bit10 | bit9 | bit8 |  |  |
| 0 | 0 | 0 | 0 | 0.70 | When "L" level pulse width at RQO pin is narrower than the starting power threshold value, the level at RQST pin becomes "H" level at the next rising edge of RQO pulse. <br> When "L" level pulse width at RQO pin is wider than the starting power threshold value, the level at RQST pin becomes "L" level after the starting power threshold value. |
| 0 | 0 | 0 | 1 | 0.75 |  |
| 0 | 0 | 1 | 0 | 0.80 |  |
| 0 | 0 | 1 | 1 | 0.85 |  |
| 0 | 1 | 0 | 0 | 0.90 |  |
| 0 | 1 | 0 | 1 | 0.95 |  |
| 0 | 1 | 1 | 0 | 1.00 |  |
| 0 | 1 | 1 | 1 | 1.05 |  |
| 1 | X | X | X | 0 | Regardless of the value at bit10 to bit8, ' 0 ' second is selected as the starting power threshold value. The level of RQST becomes "H" when the value of XQ + RQL is positive. The level of RQST becomes "L" when the value of $\mathrm{XQ}+\mathrm{RQL}$ is negative. |

TQ starting power threshold value setting

| Setting value |  |  |  | Starting power <br> threshold value <br> (Sec) |
| :---: | :---: | :---: | :---: | :---: |
| bit15 | bit14 | bit13 | bit12 | (Sinn\| |
| 0 | 0 | 0 | 0 | 0.70 |
| 0 | 0 | 0 | 1 | 0.75 |
| 0 | 0 | 1 | 0 | 0.80 |
| 0 | 0 | 1 | 1 | 0.85 |
| 0 | 1 | 0 | 0 | 0.90 |
| 0 | 1 | 0 | 1 | 0.95 |
| 0 | 1 | 1 | 0 | 1.00 |
| 0 | 1 | 1 | 1 | 1.05 |
|  |  |  |  |  |
| 1 | X | X | X | 0 |

## Function

When "L" level pulse width at TQO pin is narrower than the starting power threshold value, the level at TQST pin becomes "H" level at the next rising edge of TQO pulse.
When "L" level pulse width at TQO pin is wider than the starting power threshold value, the level at TQST pin becomes "L" level after the starting power threshold value.

Regardless of the value at bit14 to bit12, ' 0 ' second is selected as the starting power threshold value. The level of TQST becomes " H " when the value of -XQ + TQL is positive. The level of TQST becomes "L" when the value of $-\mathrm{XQ}+\mathrm{TQL}$ is negative.

Initial value of starting power threshold value of $T P, R P, T Q$ and $R Q$ is set at 0.75 second.


When starting power threshold value is set to " 0 " second,


RPST,TPST,RQST,TQST The polarity of $\mathrm{XP}+\mathrm{RPL}(-\mathrm{XP}+\mathrm{TPL}, \mathrm{XQ}+\mathrm{RQL},-\mathrm{XQ}+\mathrm{TQL})$

When starting power threshold value is set " 0.75 " second in this case,


Fig. 6 Output waveform of RPST(TPST,RQST,TQST)

Balance value setting (ADD. 09h, 0Ah)

| Address A6-0 |  |  |  |  |  | Data |  |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 bit14 bit13 bit12 bit11 bit10 bit9 |  |  |  |  | bit8 | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
|  | - | - | - | - |  |  |  | balan | ce va |  |  |  |  |  | X000h |
| 0Ah (R/W) | - | - | - | - |  |  |  | balan | ce value |  |  |  |  |  | X000h |

B2 balance value: the value to adjust the gain of V2 against V1
B3 balance value: the value to adjust the gain of V3 against V1
The gain can be adjusted from 0 times to $(2-1 / 2048)$ times.
When the value is ' 000 h ', the gain is ' 1 '.
The value should be $000 \mathrm{~h} \leq \mathrm{B} 2$ balance value, B3 balance value $\leq \mathrm{FFFh}$

| Setting value | Gain |
| :---: | :---: |
| 7FFh | $1+1 / 2+1 / 4+1 / 8+\ldots+1 / 2048$ |
| ~ |  |
| 400h | 1+1/2 (1.5) |
| ~ |  |
| 200h | 1+1/4 (1.25) |
| 1 FFh | $1+1 / 8+1 / 16+\ldots+1 / 2048$ |
| $\sim$ |  |
| 100h | 1+1/8 (1.125) |
| 0FFh | $1+1 / 16+1 / 32+\ldots+1 / 2048$ |
| ~ |  |
| 001h | 1+1/2048 |
| 000h | 1 |
| FFFh | 1-1/2048 |
| FFEh | 1-1/1024 |
| $\sim$ |  |
| F01h | 1-1/16-1/32-... 1/2048 |
| F00h | 1-1/8 (0.875) |
| $\sim$ |  |
| E00h | 1-1/4 (0.75) |
| $\sim$ |  |
| C 00 h | 1-1/2 (0.5) |
| $\sim$ |  |
| 800h | 1-1 (0) |

Do not set the value to 800 h . This value makes the scale ' 0 ', which is invalid. Initial value of B 2 balance and B 3 balance is set at $\times 1$.

Light load value setting (ADD. 0Bh, 0Ch)


RP light load value, RQ light load value: the value is used to adjust the offset at RP side or RQ side in light load mode.

| Value | Offset |
| :---: | :---: |
| 7 Fh | +31.75 |
| 7 Eh | +31.5 |
| $\sim$ | $:$ |
| 01 h | +0.25 |
| 00 h | 0 |
| FFh | -0.25 |
| $\sim$ | $:$ |
| 81 h | -31.75 |
| 80 h | -32 |

TP light load value, TQ light load value: the value is used to adjust the offset at TP side or TQ side in light load mode.

| Value | Offset |
| :---: | :---: |
| 7 Fh | +31.75 |
| 7 Eh | +31.5 |
| $\sim$ | $:$ |
| 01 h | +0.25 |
| 00 h | 0 |
| FFh | -0.25 |
| $\sim$ | $:$ |
| 81 h | -31.75 |
| 80 h | -32 |

The initial value of each light load is set at ' 0 '.

Power factor adjustment value setting (ADD. 0Dh, 0Eh, 0Fh)

| Address A6-0 | Data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{gathered} \text { 0Dh } \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | - | - | - | - | PFCN | N1_Adj.) | 0000h |
|  | PFCN1_7-0 (N1_Adj.) |  |  |  |  |  |  |  |  |
| $\begin{gathered} \text { ( } 0 \mathrm{EL} \\ (\mathrm{R} / \mathrm{W}) \\ \hline \hline \end{gathered}$ | - | - | - | - | - | - | PFCN | N2_Adj) | 0000h |
|  | PFCN2_7-0 (N2_Adj) |  |  |  |  |  |  |  |  |
| $\begin{gathered} \hline 0 \mathrm{Fh} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | - | - | - | - | PFCN | (N3_Adj) | 0000h |
|  | PFCN3_7-0 (N3_Adj) |  |  |  |  |  |  |  |  |

N1_Adjust: This value is used to delay the starting point of AD conversion at voltage side against current side in the AD conversion of [ (I1P) - (I1N), (V1P) - (VIN) ].

| Value | Delay (XCLK=12.9024MHz) |
| :---: | :---: |
| 1 EFh | 7920 xCLK $(613.84 \mathrm{us})$ |
| 1 EEh | $7904 \mathrm{xCLK}(612.60 \mathrm{us})$ |
| $\sim$ |  |
| 01 h | 16 xCLK $(1.24 \mathrm{us})$ |
| 00 h | 0 xCLK $(0 \mathrm{us})$ |
| 3 FFh | $-16 \mathrm{xCLK}(-1.24 \mathrm{us})$ |
| $\sim$ | $-7904 \mathrm{xCLK}(-612.60 \mathrm{us})$ |
| 212 h | $-7920 \mathrm{xCLK}(-613.84 \mathrm{us})$ |
| 211 h |  |

N2_Adjust: This value is used to delay the starting point of AD conversion at voltage side against current side in the AD conversion of [ (I2P) - (I2N), (V2P) - (VIN) ].

| Value | Delay (XCLK=12.9024MHz) |
| :---: | :---: |
| 1 EFh | 7920 xCLK $(613.84 \mathrm{us})$ |
| 1 EEh | $7904 \mathrm{xCLK}(612.60 \mathrm{us})$ |
| $\sim$ | 16 xCLK $(1.24 \mathrm{us})$ |
| 01 h | 0 xCLK $(0 \mathrm{us})$ |
| 00 h | $-16 \mathrm{xCLK}(-1.24 \mathrm{us})$ |
| 3 FFh |  |
| $\sim$ | $-7904 \mathrm{xCLK}(-612.60 \mathrm{us})$ |
| 212 h | $-7920 \mathrm{xCLK}(-613.84 \mathrm{us})$ |
| 211 h |  |

N3_Adjust: This value is used to delay the starting point of AD conversion at voltage side against current side in the AD conversion of [ (I3P) - (I3N), (V3P) - (VIN) ].

| Value | Delay (XCLK=12.9024MHz) |
| :---: | :---: |
| 1 EFh | 7920 xCLK $(613.84 \mathrm{us})$ |
| 1 EEh | $7904 \mathrm{xCLK}(612.60 \mathrm{us})$ |
| $\sim$ |  |
| 01 h | 16 xCLK $(1.24 \mathrm{us})$ |
| 00 h | 0 xCLK $(0 \mathrm{us})$ |
| 3 FFh | $-16 \mathrm{xCLK}(-1.24 \mathrm{us})$ |
| $\sim$ | $-7904 \mathrm{xCLK}(-612.60 \mathrm{us})$ |
| 212 h | $-7920 \mathrm{xCLk}(-613.84 \mathrm{us})$ |
| 211 h |  |

In a case that the value which is more than ' 1 EFh ' is set at the above register, the delay will be 7920 XCLK . And if the value is less than ' 211 h ', the delay will be -7920 XCLK .
Initial value of each power factor adjustment value is set ' 0 ', which means no adjustment.

PGA setting(ADD. 10h, 11h, 12h)


PGAV1 (bit2 - 0): to select CH1voltage side PGA

| Value |  |  | Gain | Analog input <br> Full scale voltage |
| :---: | :---: | :---: | :---: | :---: |
| bit2 | bit1 | bit0 |  | $\pm 1.0 \mathrm{~V}$ |
| 0 | 0 | 0 | x 1 | $\pm 1.0 \mathrm{~V}$ |
| 0 | 0 | 1 | x 1 | $\pm 0.5 \mathrm{~V}$ |
| 0 | 1 | 0 | x 2 | $\pm 0.333 \mathrm{~V}$ |
| 0 | 1 | 1 | x 3 | $\pm 0.25 \mathrm{~V}$ |
| 1 | 0 | 0 | x 4 |  |

PGAI1 (bit13 - 8): to select CH1 current side PGA

| Value |  |  |  |  |  | Analog input <br> Full scale voltage |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit13 | bit12 | bit11 | bit10 | bit9 | bit8 | Gain |  |
| 0 | 0 | 0 | 0 | 0 | 0 | x1 | $\pm 1.0 \mathrm{~V}$ |
| 0 | 0 | 0 | 0 | 0 | 1 | x1 | $\pm 1.0 \mathrm{~V}$ |
| 0 | 0 | 0 | 0 | 1 | 0 | x2 | $\pm 0.5 \mathrm{~V}$ |
| 0 | 0 | 0 | 0 | 1 | 1 | x3 | $\pm 0.333 \mathrm{~V}$ |
| 0 | 0 | 0 | 1 | 0 | 0 | x4 | $\pm 0.25 \mathrm{~V}$ |
| 0 | 0 | 0 | 1 | 0 | 1 | x5 | $\pm 0.20 \mathrm{~V}$ |
| - | - | - | - | - | - | - | - |
| 0 | 0 | 1 | 0 | 0 | 0 | x8 | $\pm 0.125 \mathrm{~V}$ |
| - | - | - | - | - | - | - | - |
| 0 | 0 | 1 | 1 | 0 | 0 | x12 | $\pm 0.0833 \mathrm{~V}$ |
| - | - | - | - | - | - | - | - |
| 0 | 1 | 0 | 0 | 1 | 0 | x18 | $\pm 0.0556 \mathrm{~V}$ |
| - | - | - | - | - | - | - | - |
| 0 | 1 | 1 | 0 | 0 | 0 | x24 | $\pm 0.0417 \mathrm{~V}$ |
| - | - | - | - | - | - | - | - |
| 0 | 1 | 1 | 1 | 1 | 1 | x31 | $\pm 0.0323 \mathrm{~V}$ |
| 1 | 0 | 0 | 0 | 0 | 0 | x32 | $\pm 0.03125 \mathrm{~V}$ |

PGAV2 (bit2-0): to select CH2 voltage side PGA

| Value |  |  | Gain | Analog input <br> Full scale voltage |
| :---: | :---: | :---: | :---: | :---: |
| bit2 | bit1 | bit0 |  | $\pm 1.0 \mathrm{~V}$ |
| 0 | 0 | 0 | x 1 | $\pm 1.0 \mathrm{~V}$ |
| 0 | 0 | 1 | x 1 | $\pm 0.5 \mathrm{~V}$ |
| 0 | 1 | 0 | x 2 | $\pm 0.333 \mathrm{~V}$ |
| 0 | 1 | 1 | x 3 | $\pm 0.25 \mathrm{~V}$ |
| 1 | 0 | 0 | x 4 |  |

PGAI2 (bit13-8): to select CH2 current side PGA

| Value |  |  |  |  | Gain | Analog input <br> Full scale input |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit13 | bit12 | bit11 | bit10 | bit9 |  |  | $\pm 1.0 \mathrm{~V}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | x1 | $\pm 1.0 \mathrm{~V}$ |
| 0 | 0 | 0 | 0 | 0 | 1 | x1 | $\pm 0.5 \mathrm{~V}$ |
| 0 | 0 | 0 | 0 | 1 | 0 | x2 | $\pm 0.333 \mathrm{~V}$ |
| 0 | 0 | 0 | 0 | 1 | 1 | x3 | $\pm 0.25 \mathrm{~V}$ |
| 0 | 0 | 0 | 1 | 0 | 0 | x4 | $\pm 0.20 \mathrm{~V}$ |
| 0 | 0 | 0 | 1 | 0 | 1 | x5 | $:$ |
| - | - | - | - | - | - | - | $\pm 0.125 \mathrm{~V}$ |
| 0 | 0 | 1 | 0 | 0 | 0 | x8 | $:$ |
| - | - | - | - | - | - | - | $\pm 0.0833 \mathrm{~V}$ |
| 0 | 0 | 1 | 1 | 0 | 0 | x12 | $:$ |
| - | - | - | - | - | - | - | $\pm 0.0556 \mathrm{~V}$ |
| 0 | 1 | 0 | 0 | 1 | 0 | x18 | $:$ |
| - | - | - | - | - | - | - | $\pm 0.0417 \mathrm{~V}$ |
| 0 | 1 | 1 | 0 | 0 | 0 | x24 | $:$ |
| - | - | - | - | - | - | - | $\pm 0.0323 \mathrm{~V}$ |
| 0 | 1 | 1 | 1 | 1 | 1 | $x 31$ | $\pm 0.03125 \mathrm{~V}$ |
| 1 | 0 | 0 | 0 | 0 | 0 | x32 |  |

PGAV3 (bit2-0): to select CH3 voltage side PGA

| Value |  |  | Gain | Analog input <br> Full scale input |
| :---: | :---: | :---: | :---: | :---: |
| bit2 | bit1 | bit0 |  | $\pm 1.0 \mathrm{~V}$ |
| 0 | 0 | 0 | x 1 | $\pm 1.0 \mathrm{~V}$ |
| 0 | 0 | 1 | x 1 | $\pm 0.5 \mathrm{~V}$ |
| 0 | 1 | 0 | x 2 | $\pm 0.333 \mathrm{~V}$ |
| 0 | 1 | 1 | x 3 | $\pm 0.25 \mathrm{~V}$ |
| 1 | 0 | 0 | x 4 |  |

PGAI3 (bit13-8): to select CH3 current side PGA

| Value |  |  |  |  | Gain | Analog input <br> Full scale voltage |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit13 | bit12 | bit11 | bit10 | bit9 |  |  | $\pm 1.0 \mathrm{~V}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | x1 | $\pm 1.0 \mathrm{~V}$ |
| 0 | 0 | 0 | 0 | 0 | 1 | x1 | $\pm 0.5 \mathrm{~V}$ |
| 0 | 0 | 0 | 0 | 1 | 0 | x2 | $\pm 0.333 \mathrm{~V}$ |
| 0 | 0 | 0 | 0 | 1 | 1 | x3 | $\pm 0.25 \mathrm{~V}$ |
| 0 | 0 | 0 | 1 | 0 | 0 | x4 | $\pm 0.20 \mathrm{~V}$ |
| 0 | 0 | 0 | 1 | 0 | 1 | x5 | - |
| - | - | - | - | - | - | - | $\pm 0.125 \mathrm{~V}$ |
| 0 | 0 | 1 | 0 | 0 | 0 | x8 | - |
| - | - | - | - | - | - | - | $\pm 0.0833 \mathrm{~V}$ |
| 0 | 0 | 1 | 1 | 0 | 0 | x12 | - |
| - | - | - | - | - | - | - | $\pm 0.0556 \mathrm{~V}$ |
| 0 | 1 | 0 | 0 | 1 | 0 | x18 | - |
| - | - | - | - | - | - | - | $\pm 0.0417 \mathrm{~V}$ |
| 0 | 1 | 1 | 0 | 0 | 0 | x24 | - |
| - | - | - | - | - | - | - | $\pm 0.0323 \mathrm{~V}$ |
| 0 | 1 | 1 | 1 | 1 | 1 | x31 | $\pm 0.03125 \mathrm{~V}$ |
| 1 | 0 | 0 | 0 | 0 | 0 | x32 |  |

Initial value of voltage side PGA on each phase is set x 1 and initial value of current side PGA on each phase is set x 4 .

Threshold value of frequency pulse output setting (ADD. 13h, 14h, 15h)

| $\begin{gathered} \text { Address } \\ \text { A6-0 } \end{gathered}$ | Data |  |  |  |  |  |  |  | Initial Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{gathered} 13 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | VTHF1_7-0 (F1 falling threshold) |  |  |  |  |  |  |  | 2B2Dh |
|  | VTHR1_7-0 (F1 rising threshold) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 14 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | VTHF2_7-0 (F2 falling threshold) |  |  |  |  |  |  |  | 2B2Dh |
|  | VTHR2_7-0 (F2 rising threshold) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 15 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | VTHF3_7-0 (F3 falling threshold) |  |  |  |  |  |  |  | 2B2Dh |
|  | VTHR3_7-0 (F3 rising threshold) |  |  |  |  |  |  |  |  |

F1 rising threshold value: This is the rising threshold value of F1 output to determine the frequency based on AD conversion value of V1(voltage input1). F1pin outputs "H" level over the threshold value.
The value should be $00 \mathrm{~h} \leq \mathrm{VTH} 1 \mathrm{R} \leq 7 \mathrm{Fh}$.
Initial value is set about $70 \%$ of voltage input1 at initial value of rated active power register.

| Value | Threshold |
| :---: | :---: |
| 7 Fh | 7 F 00 h |
| 7 Eh | 7 E 00 h |
| - | - |
| 02 h | 0200 h |
| 01 h | 0100 h |
| 00 h | 0000 h |

F1 falling threshold value: This is the falling threshold value of F1 output to determine the frequency based on AD conversion value of V1 (voltage input1). F1pin outputs ' L ' level under the threshold value.
The value should be $00 \mathrm{~h} \leq \mathrm{VTH} 1 \mathrm{~F} \leq 7 \mathrm{Fh}$.
Initial value is set about $68 \%$ of voltage input at initial value of rated active power register in Japanese specification.

| Value | Threshold |
| :---: | :---: |
| 7 Fh | 7 F 00 h |
| 7 Eh | 7 E 00 h |
| - | - |
| 02 h | 0200 h |
| 01 h | 0100 h |
| 00 h | 0000 h |

The rising threshold value and falling threshold value of F2 and F3 are set in the same manner of F1 and have the same initial values of F1. In addition, it is ignored that even if ' 1 ' is written into the 'bit7' of the threshold register.

Full scale adjustment value setting (ADD. 16h, 17h, 18h)

| Address <br> A6-0 | Data |  |  |  |  |  |  |  | Initial Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{gathered} 16 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | FULI1_7-0 (Current side CH1 full scale adjustment) |  |  |  |  |  |  |  | 0000h |
|  | FULV1_7-0 (Voltage side CH1 full scale adjustment) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 17 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | FULI2_7-0 (Current side CH2 full scale adjustment) |  |  |  |  |  |  |  | 0000h |
|  | FULV2_7-0 (Voltage side CH2 full scale adjustment) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 18 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | FULI3_7-0 (Current side CH3 full scale adjustment) |  |  |  |  |  |  |  | 0000h |
|  | FULV3_7-0 (Voltage side CH3 full scale adjustment) |  |  |  |  |  |  |  |  |

This register is to adjust the variations produced by PGA and / or VREF from ideal value so that the result of ADC has an ideal ADC code when a half of full-scale DC voltage, 0.5 V is applied to each voltage and current channel. When using this function, the gain of all voltage channels should be the same value as well as the gain of all current channels. The gain between current and voltage can be changed. It should be very careful for using this function because after the adjustment, every calculation including an instantaneous value, RMS value and active \& reactive power is affected.
The adjustment of gain on voltage side is performed by setting ' 1 ' to bit0, FULLV of Function setting register,ADD.'20h'.
And the adjustment of gain on current side is performed by setting ' 1 ' to 'bit1', FULLI of Function setting register,ADD.'20h'.
After the execution of this command, the adjustment value can be read from ADD. ' 16 h ', ' 17 h ', ' 18 h ' respectively. It is also possible to set the values as well by writing the values into these registers directly.
Refer to the table below to confirm the relationship between setting value and adjustment value.

| Value | Gain |
| :---: | :---: |
| 7 Fh | $(1024+127) / 1024=1.124023$ |
| 7 Eh | $(1024+126) / 1024=1.123047$ |
| $\sim$ | $\sim$ |
| 01 h | $(1024+1) / 1024=1.0009766$ |
| 00 h | $(256+0) / 256=1.00$ |
| FFh | $(1024-1) / 1024=0.999023$ |
| FEh | $(1024-2) / 1024=0.998047$ |
| $\sim$ | $\sim$ |
| 81 h | $(1024-127) / 1024=0.875976$ |
| 80 h | $(1024-128) / 1024=0.875$ |

V (voltage) offset adjustment setting (ADD. 19h, 1Ah)

| $\begin{gathered} \text { Address } \\ \text { A6-0 } \end{gathered}$ | Data |  |  |  |  |  |  |  | Initial Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{gathered} 19 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | VOFF15-8 (V offset middle) |  |  |  |  |  |  |  | 0000h |
|  | VOFF7-0 (V offset lower) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 1 \mathrm{~A} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | - | - | - | - | - | - | 0000h |
|  | VOFF23-16 (V offset higher) |  |  |  |  |  |  |  |  |

This register is for setting offset value of ADC at voltage side. The calibration is executed by setting ' 1 ' to bit7, CAL bit of Function setting register,ADD.'20h'. It is possible to read the V offset value after the calibration.

I (current) offset adjustment setting (ADD. 1Bh, 1Ch)

| Address A6-0 | Data |  |  |  |  |  |  |  | Initial Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{gathered} 1 \mathrm{Bh} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | IOFF15-8 (I offset middle) |  |  |  |  |  |  |  | 0000h |
|  | IOFF7-0 (I offset lower) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 1 \mathrm{Ch} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | - |  | - | - | - | - | 0000h |
|  | IOFF23-16 (I offset higher) |  |  |  |  |  |  |  |  |

This register is for setting offset value of ADC at current side. The calibration is executed by setting ' 1 ' to bit7, CAL bit of Function setting register, ADD. '20h'. It is possible to read the I offset value after the calibration.

Power addition "disable" setting (ADD. 1Dh)

| Address A6-0 | Data |  |  |  |  |  |  |  | Initial <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{gathered} 1 \mathrm{Dh} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | QSSEL | S3DIS | S2DIS | S1DIS | Q3DIS | Q2DIS | Q1DIS | 0000h |
|  | - | - | - | - | - | P3DIS | P2DIS | P1DIS |  |

This register enables the addition control of active power ( $\mathrm{P} 1 / \mathrm{P} 2 / \mathrm{P} 3$ ), reactive power (Q1/Q2/Q3) and apparent power (S1/S2/S3) when power summation is executed. When ' 1 ' is set to the corresponding bit, the addition of the corresponding channel is canceled.
Initial setting is that power at each channel is summed in active power, reactive power and apparent power. And QSSEL, bit14 is to select either reactive power pulse, ' 0 ' or apparent power pulse,' 1 '. The initial setting of QSSEL is reactive power pulse.

IEC creeping value setting (ADD. 1Eh)

| $\begin{gathered} \text { Address } \\ \text { A6-0 } \end{gathered}$ | Data |  |  |  |  |  |  |  | Initial Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{gathered} \text { 1Eh } \\ \text { (R/W) } \end{gathered}$ | - | - | - | - | - | - | - | SENDOU8 | 003Ah |
|  | SENDOU7-0 |  |  |  |  |  |  |  |  |

This register enables to set ' 0 ' at power input to pulse conversion block when the value of XP $=\mathrm{P} 1+\mathrm{P} 2+\mathrm{P} 3, \mathrm{XQ}=\mathrm{Q} 1+\mathrm{Q} 2+\mathrm{Q} 3$ or $\mathrm{XS}=\mathrm{S} 1+\mathrm{S} 2+\mathrm{S} 3$ is less than the setting value.
Initial value is ' 3 Ah '. This means that power input to pulse conversion block is set ' 0 ' when the summation of power each channel is less than $0.0075 \%$ of full-scale value.
Since this value is writable, it is possible to modify the value.
IEC power pulse width setting (ADD. 1Fh)

| $\begin{gathered} \text { Address } \\ \text { A6-0 } \end{gathered}$ | Data |  |  |  |  |  |  |  | Initial Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{gathered} 1 \mathrm{Fh} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | RDIV1-0 |  | QODIS | PODIS | PULSW11-8 (IEC power pulse width higher) |  |  |  | 0000h |
|  | PULSW7-0 (IEC power pulse width lower) |  |  |  |  |  |  |  |  |

PULSW11-0 (bit11-0): This determines the IEC compliant power pulse width. The pulse width will be 59.5 us x (setting value +1 ). It is possible to set the pulse width between 59.5 us and 243.7 ms . The initial value of pulse width is 59.5 us , which comply with the Japanese standard.
PODIS (bit12): Active power pulse output disable. This stops the output of active power pulse when ' 1 ' is set. This does not stop the procedure of the conversion from power to pulse.
QODIS (bit13): Reactive power / apparent power pulse output disable. This stops the output of reactive power / apparent power when ' 1 ' is set. This does not stop the procedure of the conversion from power to pulse. Initial value of PODIS and QODIS is set to ' 0 ' respectively.
RDIV1-0 (bit15, bit14): This determines the frequency of accumulated addition. The frequency becomes 16.8 kHz if the value is set ' 00 ',(initial value), becomes 8.4 kHz if the value is set ' 01 ' and becomes 4.2 kHz if the value is set ' 10 '.

Function setting (ADD. 20h)

| Address A6-0 | Data |  |  |  |  |  |  |  | Initial Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{gathered} 20 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | ZSI3 | ZSI2 | ZSI1 | ZSV3 | ZSV2 | ZSV1 | 0000h |
|  | CAL | PFSEL | SSEL | IEC | HPF | TEMP | FULLI | FULLV |  |

FULLV (bit0): To set ' 1 ' in this bit when the full-scale adjustment for voltage side is to be executed. When the adjustment is completed successfully, this bit becomes ' 0 ' automatically. The initial value of this bit is set ' 0 '.
FULLI (bit1): To set ' 1 ' in this bit when the full-scale adjustment for current side is to be executed. When the adjustment is completed, this bit becomes ' 0 ' automatically. The initial value of this bit is set ' 0 '.
TEMP (bit2): To set ' 1 ' in this bit when the measurement of the temperature of the LSI is to be executed. When the measurement is completed, this bit becomes ' 0 ' automatically. The initial value of this bit is set ' 0 '.
HPF (bit3): To set ' 1 ' in this bit when HPF is inserted into each voltage input and current input. This setting is enabled for all channels simultaneously. The initial value of this bit is set '0'.
IEC (bit4): To set ' 1 ' in this bit when IEC value ,ADD.'1Eh' is used as the creeping judgment value. The initial value of this bit is set ' 0 ', which means that the creeping judgment value complies with the Japanese standard.
SSEL (bit5): This bit is to select which type of apparent power is used. One is that the apparent power is derived from the calculation of active power and reactive power. The other is derived from the calculation of RMS voltage value and RMS current value. The initial value is set ' 0 ', which means that the apparent power is derived from the calculation of active power and reactive power.
PFSEL (bit6): In the calculation of power factor, this bit is to select which type of apparent power is used. The first one is to use the apparent power, which is derived from the calculation of active power and reactive power. The other is to select the apparent power, which is derived from RMS voltage and RMS current. The initial value is set ' 0 ', which means that the apparent power is derived from the calculation of active power and reactive power.
CAL (bit7): To set ' 1 ' in this bit when the calibration of the ADC at voltage side and current side is to be executed. When the calibration is completed successfully, this bit becomes ' 0 ' automatically. The initial value of this bit is set ' 0 '.
ZSV1-ZSV3 (bit8-bit10): When setting each voltage input from CH1 through CH 3 in a short mode, the corresponding bit should be set ' 1 '. Initial value is set ' 0 ', which means that the corresponding bit is set NOT in a short mode.
ZSI1-ZSI3 (bit11-bit13): When setting each current input from CH1 through CH3 in a short mode, the corresponding bit should be set ' 1 '. Initial value is set ' 0 ', which means that the corresponding bit is set NOT in a short mode.

Control setting (ADD. 21h)

| AddressA6-0 | Data |  |  |  |  |  |  |  | Initial <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | Bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | Bit1 | bit0 |  |
| $\begin{gathered} 21 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | INVALID | - | - | - | - | - | - | - | 0000h |
|  | - | - | RMSRD1-0 |  | ADRD1-0 |  | RDY1 | RDY0 |  |

RDY1-0 (bit1, bit0): These bits assign RDY pin of the LSI to the one of the instantaneous value registers, RMS value registers or other read-only registers. ' 00 ' (initial value) is for RMS registers,' 01 ' is for instantaneous registers, ' 10 ' or ' 11 ' is for other read-only registers , ADD.' 22 h ' to ' 57 h '. There is no need RDY_control for readable and writable registers, ADD. '00h' to ' 21 h ', ' 58 h ' and ' 59 h '. When the collision is occurred between reading and writing without RDY control, INVALID (bit15) bit is set. This means that wrong data had been read. Initial value of INVALID bit is ' 00 ', which is RDY control for RMS.
ADRD1-0 (bit3, bit2) assign the renewal frequency of instantaneous values. '00' means that the renewal frequency is 3.15 kHz , ' 01 ' is 1.575 kHz frequency, ' 10 ' is 0.7875 kHz . Initial value is 3.15 kHz .

RMSRD1-0 (bit5, bit4) assign the renewal frequency of RMS values. ' 00 ' means that the renewal frequency is 3.15 kHz , ' 01 ' is 1.575 kHz frequency, ' 10 ' is 0.7875 kHz . Initial value is 3.15 kHz .

INVALID (bit15) is set when the collision is occurred between reading and writing controlling registers. When INVALID bit is set, it is needed to read the corresponding data again. This INVALID bit is cleared when this bit is read.

Instantaneous value (ADD. 22h, 23h, 24h, 25h, 26h, 27h, 28h)

| Address A6-0 | Data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{aligned} & 22 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | V1AD15-8 (Higher bits of CH1 instantaneous voltage) |  |  |  |  |  |  |  | 0000h |
|  | V1AD7-0 (Lower bits of CH1 instantaneous voltage) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 23 \mathrm{~h} \\ (\mathrm{R}) \end{gathered}$ | V2AD15-8(Higher bits of CH2 instantaneous voltage) |  |  |  |  |  |  |  | 0000h |
|  | V2AD7-0 (Lower bits of CH2 instantaneous voltage) |  |  |  |  |  |  |  |  |
| $\underset{(\mathrm{R})}{24 \mathrm{~h}}$ | V3AD15-8(Higher bits of CH3 instantaneous voltage) |  |  |  |  |  |  |  | 0000h |
|  | V3AD7-0 (Lower bits of CH3 instantaneous voltage) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 25 \mathrm{~h} \\ (\mathrm{R}) \end{gathered}$ | I1AD17-10(Higher bits of CH1 instantaneous current) |  |  |  |  |  |  |  | 0000h |
|  | I1AD9-2 (Lower bits of CH1 instantaneous current) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 26 \mathrm{~h} \\ (\mathrm{R}) \end{gathered}$ | I2AD17-10(Higher bits of CH2 instantaneous current) |  |  |  |  |  |  |  | 0000h |
|  | I2AD9-2 (Lower bits of CH2 instantaneous current) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 27 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | I3AD17-10(Higher bits of CH3 instantaneous current) |  |  |  |  |  |  |  | 0000h |
|  | I3AD9-2 (Lower bits of CH3 instantaneous current) |  |  |  |  |  |  |  |  |
| $\underset{(\mathrm{R})}{28 \mathrm{~h}}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | I3AD1-0(Lowest bits ofI2AD1-0(Lowest bits of CH3 instant. current) CH 2 instant. current) |  |  |  | I1AD1-0(Lowest bits of CH1 instant. current) |  |  |

These registers store the instantaneous value of each input voltage and current. Voltage is expressed in 16bit format and current is expressed in 18bit format.

RMS value (ADD. 29h, 2Ah, 2Bh, 2Ch, 2Dh, 2Eh)

| $\begin{gathered} \text { Address } \\ \text { A6-0 } \end{gathered}$ | data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{aligned} & 29 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | V1RMS15-8 (Higher bits of CH1 voltage RMS value) |  |  |  |  |  |  |  | 0000h |
|  | V1RMS7-2 (Lower bits of CH1 voltage RMS value) |  |  |  |  |  | - | - |  |
| $\begin{aligned} & 2 \mathrm{Ah} \\ & (\mathrm{R}) \end{aligned}$ | V2RMS15-8 (Higher bits of CH2 voltage RMS value) |  |  |  |  |  |  |  | 0000h |
|  | V2RMS7-2 (Lower bits of CH2 voltage RMS value) |  |  |  |  |  | - | - |  |
| $\begin{aligned} & \text { 2Bh } \\ & (\mathrm{R}) \end{aligned}$ | V3RMS15-8 (Higher bits of CH3 voltage RMS value) |  |  |  |  |  |  |  | 0000h |
|  | V3RMS7-2 (Lower bits of voltage RMS value) |  |  |  |  |  | - | - |  |
| $\begin{gathered} 2 \mathrm{Ch} \\ (\mathrm{R}) \end{gathered}$ | I1RMS17-10 (Higher bits of CH1 current RMS value) |  |  |  |  |  |  |  | 0000h |
|  | I1RMS9-2(Lower bits of CH1 current RMS value) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 2 \mathrm{Dh} \\ & (\mathrm{R}) \end{aligned}$ | I2RMS17-10(Higher bits of CH2 current RMS value) |  |  |  |  |  |  |  | 0000h |
|  | I2RMS9-2(Lower bits of CH2 current RMS value) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { 2Eh } \\ & \text { ( R ) } \end{aligned}$ | I3RMS17-10(Higher bits of CH3 current RMS value) |  |  |  |  |  |  |  | 0000h |
|  | I3RMS9-2(Lower bits of CH3 current RMS value) |  |  |  |  |  |  |  |  |

These registers store the RMS value of each input voltage and each input current. Voltage is expressed in 14 bit format and Current is expressed in 16 bit format.

Active power value (ADD. 30h, 31h, 32h, 33h, 34h, 35h, 36h, 37h)

| AddressA6-0 | data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{gathered} 30 \mathrm{~h} \\ \text { ( R ) } \end{gathered}$ | P1_15-8 (Higher bits of CH1 active power) |  |  |  |  |  |  |  | 0000h |
|  | P1_7-0 (Lower bits of CH1 active power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 31 \mathrm{~h} \\ & \text { (R) } \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | - | P1_19-16 (Highest bits of CH1 active power) |  |  |  |  |
| $\begin{aligned} & 32 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | P2_15-8 (Higher bits of CH2 active power) |  |  |  |  |  |  |  | 0000h |
|  | P2_7-0 (Lower bits of CH2 active power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 33 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | - | P2_19-16 (Highest bits of CH2 active power) |  |  |  |  |
| $\begin{aligned} & 34 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | P3_15-8 (Higher bits of CH3 active power) |  |  |  |  |  |  |  | 0000h |
|  | P3_7-0 (Lower bits of CH3 active power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 35 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | - | P3_19-16(Highest bits of CH3 active power) |  |  |  |  |
| $\begin{aligned} & 36 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | PSUM15-8(Higher bits of total active power (P1+P2+P3 )) |  |  |  |  |  |  |  | 0000h |
|  | PSUM7-0(Lower bits of total active power (P1+P2+P3)) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 37 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | PSUM21-16(Highest bits of total active power(P1+P2+P3)) |  |  |  |  |  |  |

These registers store the active power value of each input channel. Each active power value is expressed in 20 bit format and total active power value is expressed in 22 bit format.

Reactive power value (ADD. 38 h, $39 \mathrm{~h}, 3 \mathrm{Ah}, 3 \mathrm{Bh}, 3 \mathrm{Ch}, 3 \mathrm{Dh}, 3 \mathrm{Eh}, 3 \mathrm{Fh}$ )

| $\begin{gathered} \text { Address } \\ \text { A6-0 } \end{gathered}$ | data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{aligned} & 38 \mathrm{~h} \\ & \text { ( R ) } \end{aligned}$ | Q1_15-8 (Higher bits of CH1 reactive power) |  |  |  |  |  |  |  | 0000h |
|  | Q1_7-0 (Lower bits of CH1 reactive power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 39 \mathrm{~h} \\ & \text { ( R ) } \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | - | Q1_19-16 (Highest bits of CH1 reactive power) |  |  |  |  |
| $\begin{aligned} & 3 \mathrm{Ah} \\ & \text { ( R ) } \end{aligned}$ | Q2_15-8 (Higher bits of CH2 reactive power) |  |  |  |  |  |  |  | 0000h |
|  | Q2_7-0 (Lower bits of CH2 reactive power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 3 \mathrm{Bh} \\ & (\mathrm{R}) \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | - | Q2_19-16 (Highest bits of CH2 reactive power) |  |  |  |  |
| $\begin{aligned} & 3 \mathrm{Ch} \\ & \text { ( } \mathrm{R}) \end{aligned}$ | Q3_15-8 (Higher bits of CH3 reactive power) |  |  |  |  |  |  |  | 0000h |
|  | Q3_7-0 (Lower bits of CH3 reactive power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 3 \mathrm{Dh} \\ & \text { ( } \mathrm{R} \text { ) } \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | - | Q3_19-16 (Highest bits of CH3 reactive power) |  |  |  |  |
| $\begin{aligned} & \text { 3Eh } \\ & \text { ( R ) } \end{aligned}$ | QSUM15-8 (Higher bits of total reactive power (Q1+Q2+Q3)) |  |  |  |  |  |  |  | 0000h |
|  | QSUM7-0 (Lower bits of total reactive power (Q1+Q2+Q3)) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 3 \mathrm{Fh} \\ & \text { ( R ) } \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | QSUM21-16(Highest bits of total reactive power (Q1+Q2+Q3)) |  |  |  |  |  |  |

These registers store the reactive power value of each input channel. Each reactive power value is expressed in 20 bit format and total reactive power value is expressed in 22 bit format.

All total active power value(ADD. 40h, 41h, 42h, 43h)

| Address A6-0 | data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{aligned} & \text { 40h } \\ & \text { (R) } \end{aligned}$ | PTOTR15-8 (Higher bits of all total receiving active power) |  |  |  |  |  |  |  | 0000h |
|  | PTOTR7-0 (Lower bits of all total receiving active power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 41 \mathrm{~h} \\ & \text { (R) } \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | PTOTR23-16 (Highest bits of all total receiving active power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 42 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | PTOTT15-8 (Higher bits of all total transmitting active power) |  |  |  |  |  |  |  | 0000h |
|  | PTOTT7-0 (Lower bits of all total transmitting active power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 43 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | - |  |  |  | - | - | - | - | 0000h |
|  | PTOTT23-16 (Highest bits of all total transmitting active power) |  |  |  |  |  |  |  |  |

These registers store all total receiving active power value ( $\mathrm{P} 1+\mathrm{P} 2+\mathrm{P} 3+\mathrm{RPL}$ ) and all total transmitting active power value ( $\mathrm{P} 1+\mathrm{P} 2+\mathrm{P} 3+\mathrm{TPL}$ ). The value is expressed in 24 bit format

All total reactive power value (ADD. $44 \mathrm{~h}, 45 \mathrm{~h}, 46 \mathrm{~h}, 47 \mathrm{~h}$ )

| AddressA6-0 | data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{aligned} & 44 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | QTOTR15-8 (Higher bits of all total receiving reactive power) |  |  |  |  |  |  |  | 0000h |
|  | QTOTR7-0 (Lower bits of all total receiving reactive power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 45 \mathrm{~h} \\ & \text { (R) } \end{aligned}$ | - |  | - | - | - | - | - | - | 0000h |
|  | QTOTR23-16 (Highest bits of all total receiving reactive power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 46 \mathrm{~h} \\ & \text { (R) } \end{aligned}$ | QTOTT15-8 (Higher bits of all total transmitting reactive power) |  |  |  |  |  |  |  | 0000h |
|  | QTOTT7-0 (Lower bits of all total transmitting reactive power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 47 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | QTOTT23-16 (Highest bits of all total transmitting reactive power) |  |  |  |  |  |  |  |  |

These registers store all total receiving reactive power value (Q1+Q2+Q3+RQL) and all total transmitting reactive power value (Q1+Q2+Q3+TQL). The value is expressed in 24 bit format

Pulse count value of energy (ADD. 48h, 49h )

| $\begin{gathered} \text { Address } \\ \text { A6-0 } \end{gathered}$A6-0 | Data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{aligned} & 48 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | PD | - | PPULSE13-8 |  |  |  |  |  | 0000h |
|  | PPULSE7-0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 49 \mathrm{~h} \\ & \text { ( } \mathrm{R}) \end{aligned}$ | QD | - | QPULSE13-8 |  |  |  |  |  | 0000h |
|  | QPULSE7-0 |  |  |  |  |  |  |  |  |

These registers store active energy pulse values and reactive energy pulse values for one second period. Both active energy pulse values (PPULSE13-PPULSE0) and reactive energy pulse values (QPULSE13-QPULSE0) are expressed in 14 bit format. If the pulse count value is overflowed, the count value is stopped with a maximum value. $\mathrm{PD}\left(\mathrm{ADD} .{ }^{\prime} 48 \mathrm{~h}\right.$ ' :bit15) shows whether the active energy pulse is receiving pulse ( $\mathrm{PD}=^{\prime} 0^{\prime}$ ) or transmitting pulse $\left(\mathrm{PD}=^{\prime} 1^{\prime}\right)$ as same as $\mathrm{QD}\left(\mathrm{ADD} .{ }^{\prime} 49 \mathrm{~h}\right.$ ':bit15) shows whether the reactive energy pulse is receiving pulse ( $\mathrm{QD}={ }^{\prime} 0^{\prime}$ ) or transmitting pulse $\left(\mathrm{QD}={ }^{\prime} 1^{\prime}\right)$.
' 1 ' second timer is assumed that the frequency of using crystal is 12.9024 MHz . If the frequency of using crystal is not 12.9024 MHz but ,for example 12.8 MHz , the number of pulse count will be ' 1008 ', which is equal to $12.9024 \mathrm{MHz} / 12.8 \mathrm{MHz}$ at the rated voltage and the rated current.

Apparent power value (ADD. $4 \mathrm{Ah}, 4 \mathrm{Bh}, 4 \mathrm{Ch}, 4 \mathrm{Dh}, 4 \mathrm{Eh}$ )

| AddressA6-0 | Data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{aligned} & 4 \mathrm{Ah} \\ & (\mathrm{R}) \end{aligned}$ | S1_15-8 (Higher bits of CH1 apparent power) |  |  |  |  |  |  |  | 0000h |
|  | S1_7-0 (Lower bits of CH1 apparent power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 4 \mathrm{Bh} \\ & (\mathrm{R}) \end{aligned}$ | S2_15-8 (Higher bits of CH2 apparent power) |  |  |  |  |  |  |  | 0000h |
|  | S2_7-0 (Lower bits of CH2 apparent power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 4 \mathrm{Ch} \\ & \text { ( R ) } \end{aligned}$ | S3_15-8 (Higher bits of CH3 apparent power) |  |  |  |  |  |  |  | 0000h |
|  | S3_7-0 (Lower bits of CH3 apparent power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 4 \mathrm{Dh} \\ & (\mathrm{R}) \end{aligned}$ | SSUM15-8 (Higher bits of total apparent power) |  |  |  |  |  |  |  | 0000h |
|  | SSUM7-0 (Lower bits of total apparent power) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { 4Eh } \\ & \text { ( R ) } \end{aligned}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | - | - | - | SSUM17-16 (Highest bits of total apparent power) |  |  |

These registers store an apparent value (S1, S2, S3) on each phase and a total apparent power value. The value of apparent value on each phase is expressed in 16 bit format and the value of total apparent value is expressed in 18 bit format.

Accumulated power pulse value (ADD. 50h, 51h, 52h, 53h)

| AddressA6-0 | Data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{aligned} & 50 \mathrm{~h} \\ & \text { ( R ) } \end{aligned}$ | RXPO15-8 (Upper bits of RPO accumulated power pulse) |  |  |  |  |  |  |  | 0000h |
|  | RXPO7-0 (Lower bits of RPO accumulated power pulse) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 51 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | TXPO15-8 (Upper bits of TPO accumulated power pulse) |  |  |  |  |  |  |  | 0000h |
|  | TXPO7-0 (Lower bits of TPO accumulated power pulse) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 52 \mathrm{~h} \\ & (\mathrm{R}) \end{aligned}$ | RXQO15-8 (Upper bits of RQO accumulated power pulse) |  |  |  |  |  |  |  | 0000h |
|  | RXQO7-0 (Lower bits of RQO accumulated power pulse) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 53 \mathrm{~h} \\ & \text { ( R ) } \end{aligned}$ | TXQO15-8(Upper bits of TQO accumulated power pulse) |  |  |  |  |  |  |  | 0000h |
|  | TXQO7-0 (Lower bits of TQO accumulated power pulse) |  |  |  |  |  |  |  |  |

These registers store upper 16 bits of accumulated power pulse. Each register is expressed in 16 bit format.

Power factor (54h, 55h, 56h)

| Address A6-0 | Data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $\begin{aligned} & 54 \mathrm{~h} \\ & \text { ( R ) } \end{aligned}$ | - | PF1_14-8(CH1 power factor) |  |  |  |  |  |  | 0000h |
|  | PF1_7-0(CH1 power factor) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 55 \mathrm{~h} \\ & \text { ( R ) } \end{aligned}$ | - | PF2_14-8(CH2 power factor) |  |  |  |  |  |  | 0000h |
|  | PF2_7-0(CH2 power factor) |  |  |  |  |  |  |  |  |
| $\begin{aligned} & 56 \mathrm{~h} \\ & \text { ( R ) } \end{aligned}$ | - | PF3_14-8(CH3 power factor) |  |  |  |  |  |  | 0000h |
|  | PF3_7-0(CH3 power factor) |  |  |  |  |  |  |  |  |

These registers store power factors of CH1, CH2, CH3.Power factor is expressed by the value between -1 and +1 . There are two different ways of calculating power factor.
The one is to use the apparent power, which is derived from active power and reactive power calculation. This selection of the calculation is the default setting. The other is to use the apparent power, which is derived from RMS voltage and RMS current calculation. The selection is made by the PFSEL (bit 6) bit of Function setting register,ADD.'20h'.
Power factor is expressed in two's complementary expression.
The polarity of the reactive power in each input express whether the $\theta$ being derived from power factor in each input is positve or nagative.
If bit3 of ADD . ' 39 h ' or ' 3 Bh ' or ' 3 Dh ' is ' 0 ', the $\theta$ in the input represents positive. If not, the $\theta$ represents negative.

Power factor (-1.0 ~ 1.0)

| Value | Power factor | $\theta$ [degree] |
| :---: | :---: | :---: |
| 2000 h | 1.0 | 0.0 |
| 1 FFFh | $0.999878(8191 / 8192)$ | 0.8952 |
| $\sim$ | 0.5 | 60.0 |
| 1000 h | 0.00012207 |  |
| $\sim$ | 0.0 | 89.993 |
| 0001 h | -0.00012207 | 90.0 |
| 0000 h |  | 90.00699 |
| 7 FFFh | -0.5 |  |
| $\sim$ |  | 120.0 |
| 7000 h | -0.999878 | 179.1047 |
| $\sim$ | -1.0 | 180.0 |

Temperature data (57h, 58h, 59h)

| Address A6-0 | Data |  |  |  |  |  |  |  | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit15 | bit14 | bit13 | bit12 | bit11 | bit10 | bit9 | bit8 |  |
|  | bit7 | bit6 | bit5 | bit4 | bit3 | bit2 | bit1 | bit0 |  |
| $57 \mathrm{~h}$ <br> (R) | - | - | - | - | - | - | - | - | 0080h |
|  | TEMP7-0 (Temperature data) |  |  |  |  |  |  |  |  |
| $\begin{gathered} 58 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{gathered}$ | - | - | - | TEMP_COEF12-8 (Temperature gain coefficient) |  |  |  |  | 1C2Ah |
|  | TEMP_COEF7-0 (Temperature gain coefficient) |  |  |  |  |  |  |  |  |
| $\begin{array}{r} 59 \mathrm{~h} \\ (\mathrm{R} / \mathrm{W}) \end{array}$ | - | - | - | - | - | - | - | - | 0000h |
|  | - | - | - | TOFFSET4-0 (Temperature offset coefficient) |  |  |  |  |  |

Temperature related data are stored in these registers.
It is possible to set TEMP bit (bit2) with ' 1 ' of Function setting segister, ADD. '20h' to measure the temperature of the LSI and the measured temperature data is written into Temperature register, ADD. ‘ 57 h '.

Temperature data can be adjusted with the value of Temperature gain coefficient register, ADD. '58h' and Temperature offset coefficient register,ADD.'59h'. When modifying the values of the Temperature gain coefficient register and Temperature offset coefficient register, it is needed to measure VREFI voltage at room temperature first and modify the value of the Temperature gain coefficient register, $\mathrm{ADD} ., 58 \mathrm{~h}$ ' according to the following formula.
Relationship between VREFI voltage and setting value of the register is expressed as follows.
TEMP_COEF $=1 \mathrm{C} 2 \mathrm{Ah} \times$ (VREFI voltage $/ 1.17 \mathrm{~V}$ )
After modifying the value of TEM_COEF, it is needed to measure the temperature by setting TEMP bit (bit2) with ' 1 ' of Function setting register,ADD.'20h' to set the temperature offset coefficient.

It is needed to adjust the difference after comparing this value with the value of present room temperature according to the table of Temperature offset coefficient register,ADD.59h' below.
It is needed to measure the temperature again by setting TEMP bit (bit2) with ' 1 ' of Function setting register,ADD.'20h' to confirm that an appropriate adjustment is done.

As the initial value of temperature register is an invalid value, which is ' 80 h ', please do not use it as the temperature data.

Temperature register $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.85^{\circ} \mathrm{C}\right)$ : ADD. 57 h

| Value | Temperature (Celsius) |
| :---: | :---: |
| 7 Fh | - |
| - | $85^{\circ} \mathrm{C}$ |
| 55 h | $\sim$ |
| - | $1^{\circ} \mathrm{C}$ |
| 01 h | $0^{\circ} \mathrm{C}$ |
| 00 h | $-1^{\circ} \mathrm{C}$ |
| FFh | $\sim$ |
| - | $-40^{\circ} \mathrm{C}$ |
| D8h |  |
| - | - |

Temperature offset coefficient register (ADD. 59h)

| Value | Adjustment temperature (degree) |
| :---: | :---: |
| 0 Fh | $+15^{\circ} \mathrm{C}$ |
| $\sim$ |  |
| 01 h | $+1^{\circ} \mathrm{C}$ |
| 00 h | $0^{\circ} \mathrm{C}$ |
| 1 Fh | $-1^{\circ} \mathrm{C}$ |
| $\sim$ | $-16^{\circ} \mathrm{C}$ |
| 10 h |  |

Measured temperature data is written into the Temperature data register, ADD.'57h' after the temperature adjustment above is done against the value of temperature sensor.

### 5.3 PGA (Programmable Gain Controller)

Gain can be set from ' 1 ' to ' 4 ' at voltage input side and ' 1 ' to ' 32 ' at current input side. Maximum input range is specified according to analogue input full-scale voltage. This makes it possible to use ADC with the maximum resolution.

### 5.4 ADC block

### 5.4.1 ADC

ADC is started with $\overline{\text { RST }}=\overline{\text { STBY }}=" H "$
CH1's, CH2's and CH3's ADC is timesharingly processed every 16XCLKs. 3 channel's ADC is processed by using 4096XCLKs. This means that ADCs for 3 channels are performed at the rate of 3.15 kHz when XCLK is 12.9024 MHz .

It usually requires about 300 mS to stabilize the VREF, XCLK and HPF after ADC is started with $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=$ "H". And it is not guaranteed the accuracy of ADC during this 300 ms period.
$\overline{\mathrm{RST}}$


Fig. 8 ADC timing

### 5.4.2 Calibration of ADCs

Calibration, offset adjustment of ADC will be started when CAL bit( bit7) of Function setting register, ADD .' 20 h ' is set ' 1 ' under the condition of $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=$ " H ".

It requires 4096 XCLKs to complete the calibration and ADC will be restarted after the calibration.
$\overline{\text { RDY }}$ signal becomes "High" state as soon as the calibration starts. The RMS calculation and the active power to frequency conversion block are suspended during the calibration. The calibration operation is not executed when only the power is applied to the LSI ( $\overline{\operatorname{RST}}=$ "L"). HPF is not set in the default setting. In a case that HPF is not used in the system, it is recommended to execute the calibration command once or write the calibration data, which has been measured before into the offset register in order to get an accurate ADC data. And in the case that HPF is used in the system, it is recommended to set a HPF after the calibration command being executed.

It is needed to execute the calibration operation after the setting of PGA. The setting of PGA should be executed after more than 300 ms has passed under the state of $\overline{\mathrm{RST}}=$

$$
\overline{\mathrm{STBY}}=\text { "H" }
$$

## $\overline{\mathrm{RST}}$



Fig. 9 Calibration timing

### 5.4.3 $\overline{\mathrm{RDY}}$ (ADC's instantaneous value) control

$\overline{\text { RDY }}$ signal for reading instantaneous values of ADC is set and output by setting RDY1-0 (bit1-0)='01' of the Control setting register, ADD. '21h'.

When $\overline{\text { RDY }}$ becomes "L", it means that accurate values of registers storing ADC's value can be read out.

The low level of $\overline{\mathrm{RDY}}$ is output while CH1's ADC is executed after the ADC block has started under the condition of $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=$ " H ".
$\overline{\text { RDY }}$ signal becomes " L " in 280XCLKs after CH1's ADC has started and returns " $H$ " in 3816XCLKs(about 295.7us).
$\overline{\text { RDY }}$ remains " H " while $\overline{\text { RST }}$ or $\overline{\text { STBY }}$ is " L ".

$\overline{\mathrm{RDY}}$


Fig10 ADC inst. value readout timing
When the reading out data timing of instantaneous values of ADCs collide with the timing of writing into instantaneous values by the LSI, INVALID status (bit15) of the controlling register, ADD.'21h' is set. When the collision occurs, it is necessary to read the register again.

### 5.4.4 $\overline{\mathrm{RDY}}$ (ADC's RMS value) control

$\overline{\mathrm{RDY}}$ signal for reading RMS values of ADC is set and output by setting RDY1-0(bit1-0)='00' of Control setting register, ADD. '21h'.

When $\overline{R D Y}$ becomes "L", it means that accurate values of registers storing ADC's value can be read out.

The low level of $\overline{\mathrm{RDY}}$ is output while CH1's ADC is executed after the ADC block has started under the condition of $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=$ "H".
$\overline{\text { RDY }}$ signal becomes "L" in 1872XCLK after CH1's ADC has started and returns "H" in 3384XCLK(about 262.3us) .
$\overline{\mathrm{RDY}}$ remains "H" while $\overline{\mathrm{RST}}$ or $\overline{\mathrm{STBY}}$ is "L".


Fig. 11 ADC RMS readout timing
When the reading out data timing of RMS values of ADCs collide with the timing of writing RMS values into registers by the LSI , INVALID status (bit15) of Control setting register, ADD. ' 21 h ' is set. When the collision occurs, it is necessary to read the register again.

### 5.4.5 $\overline{\mathrm{RDY}}$ (Other registers: Add.22h - 57h) control

$\overline{\mathrm{RDY}}$ signal for reading registers addressing ' 22 h ' to ' 57 h ' is set and output by setting RDY1-0 (bit1-0)=' 10 ' or ' 11 ' of Control setting register, ADD. ' 21 h '.

When $\overline{R D Y}$ becomes "L", it means that accurate values of various registers can be read out.

The low level of $\overline{\text { RDY }}$ is output while CH1's ADC is executed after the ADC block has started under the condition of $\overline{\mathrm{RST}}=\overline{\mathrm{STBY}}=$ "H".
$\overline{\text { RDY }}$ signal becomes "L" in 3164XCLK after CH1's ADC has started and returns "H" in 932XCLK(about 72.2us).
$\overline{\text { RDY }}$ remains "H" while $\overline{\mathrm{RST}}$ or $\overline{\mathrm{STBY}}$ is "L".
When the reading out data timing of a register collide with the timing of writing data into the register by the LSI, INVALID status (bit15) of Control setting register, ADD.'21h' is set. When the collision occurs, it is necessary to read the register again.

$\begin{array}{ll}\mathrm{ADC} & \begin{array}{l}\text { Write data into registers (Add. 22h } \\ \text { registers }\end{array} \\ \text { to57h) by the LSI }\end{array}$
$\overline{\mathrm{RDY}}$


Fig. 12 Data registers readout timing

### 5.5 HPF

It is possible to insert a HPF into voltage sides and current sides in order to remove DC components on input channels. This HPF is placed on a path after each ADC block. This means that DC components super imposed on as one part of an input signal and produced by an ADC block can be removed.
HPFs are inserted into all channels of voltages and currents simultaneously. It is possible to use HPF by setting bit3=' 1 ' of Function setting register, ADD.'20h'.

HPFs are not set in the default setting with $\overline{\text { RST }}=$ " L ".
In case of using HPFs, it is recommended to set HPFs after executing the calibration command.
Gain and phase characteristics of the HPFs are shown from Fig. 13 to Fig15.

Gain Response


Fig. 13 Gain - Frequency characteristics

Phase Response


Fig. 14 Phase -Frequency characteristics

Phase Response


Fig. 15 Phase - Frequency Characteristics ( 40 Hz to 70 Hz )

### 5.6 RMS calculation

RMS calculation block calculates RMS value of V1, I1, V2, I2, V3 and I3 from ADC value. These values can be read from RMS registers.
RMS calculation flow is shown in fig. 16
(1) To calculate square value of V1 (I1, V2, I2, V3, I3)
(2) Averaging
(3) To calculate the square root


Fig. 16 RMS calculation flow

### 5.7 Active power and reactive power to frequency converter

$\mathrm{XP}+$ RPL or - $\mathrm{XP}+\mathrm{TPL}$ data, which consists of significant 24bit, is supplied to active or reactive frequency converter at the rate of 3.15 kHz . (note 1)

Active or reactive power to frequency converter is making an arithmetic operation at the rate of $16 / 3(16.8 \mathrm{kHz})$ and produces RPO (RQO), TPO (TQO), RPST (RQST) and TPST (TQST) output.
Active or reactive power to frequency converter stops its operation with $\overline{\mathrm{RST}}=$ "L" or

$$
\overline{\text { STBY }}=\text { "L" or } \overline{\text { DIS }}=\text { "L". }
$$

(note 1) The structure of XP+RPL


It is possible to select an apparent power as an input of reactive power to frequency converter by setting ' 1 ' of bit14 at Power addition "disable" setting register, ADD.'1Dh'. Furthermore, as an apparent power does not have the light load register, 22 bit apparent power value is shift in two bits left. As the result, 24 bit format data is input at ALU and is converted into the power pulse.


Fig. 17 Active power to frequency conversion


Fig. 18 RPO (TPO, RQO, TQO) OUTPUT timing

### 5.8 Frequency pulse output of V1, V2 and V3

The frequencies of voltage inputs are detected, being based on ADC value of V1, V2 and V3.
For example, when the rising threshold value of F1, F2, and F3 is set at ' 3000 h ' and the falling threshold value is set at ' 2000 h ', the waveform will be shown below.
When V1, V2, V3 equals or greater than '3000h', Fn (n=1, 2, 3) becomes "H".
When V1, V2, V3 equals or smaller than '2000h', Fn ( $n=1,2,3$ ) becomes "L".

This function is stopped at $\overline{R S T}=" L "$ or $\overline{S T B Y}=" L "$.


Fig. 19 V1(V2,V3) frequency pulse output

### 5.9 The way of various system calibrations

### 5.9.1 Calibration procedures of active power and reactive power (Japanese specification)

Japanese standard of power metering specifies that 1000 of power pulses per one second should be output when rated input voltages and currents are applied to the system.

AK5602A provides an easy calibration method to comply with the specification.
By adjusting rated active or reactive power threshold value in receiving and transmitting side, the accuracy of the equipment would be attained. General way of the calibration is described below.
(1) Power on the system.
(2) To control $\overline{\mathrm{RST}}=" \mathrm{H} "$
(3) To control $\overline{\text { STBY }}=" H "$
(4) To control $\overline{\mathrm{DIS}}=" H "$
(5) To write ' 0080 h ' at Function setting register, ADD. '20h' to calibrate ADCs
(6) To write ' 0008 h ' at Function setting register, ADD. '20h' to insert HPF on each voltage and current input
(7) When calibrating receiving active power, apply 50 Hz or 60 Hz of $0.35 \mathrm{Vrms}(0.5 \mathrm{Vop}) \mathrm{AC}$ signal to each current and voltage input. The phase difference between voltage and current of the signal on each channel should be ' 0 ' degree. This means that the power factor of each channel should be ' 1.0 '. The amplitude of the signal should be 0.35 Vrms when the PGA is set $\times 1$. If the value of PGA is set other value rather than $\times 1$, the amplitude of the signal should be changed accordingly. For instance, if the PGA set $\times 2$, the amplitude of the signal should be the half of 0.35 Vrms . Under the condition, the number of output pulses at RPO pin is counted over checking RPST flag and should be adjusted until the number equals to 1000 for one second by modifying the value of RP rated active power threshold value register, ADD.'00h' and '01h'.
(8) When calibrating tranmitting active power, apply 50 Hz or 60 Hz of $0.35 \mathrm{Vrms}(0.5 \mathrm{Vop}) \mathrm{AC}$ signal to each current and voltage input. The phase difference between voltage and current of the signal on each channel should be set at ' 180 ' degree. This means that the power factor of each channel should be ' -1.0 '. Under the condition, the number of output pulses at TPO pin is counted over checking TPST flag and should be adjusted until the number equals to 1000 for one second by modifying the value of TP rated active power threshold value register, ADD. '02h' and '03h'.
(9) When calibrating receiving reactive power, apply 50 Hz or 60 Hz of $0.35 \mathrm{Vrms}(0.5 \mathrm{Vop}) \mathrm{AC}$ signal to each current and voltage input. The phase difference between voltage and current of the signal on each channel should be ' 90 ' degree. This means that the power factor of each channel should be 0 . The amplitude of the signal should be 0.35 Vrms when the PGA is set $\times 1$. If the value of PGA is set other value rather than $\times 1$, the amplitude of the signal should be changed accordingly. For instance, if the PGA set $\times 2$, the amplitude of the signal should be the half of 0.35 Vrms . Under the condition, the number of output pulses at QPO pin is counted over checking RQST flag and should be adjusted until the number equals to 1000 for one second by modifying the value of $R Q$ rated reactive power threshold value register, ADD.'04h' and '05h'.
(10) When calibrating tranmitting reactive power, apply 50 Hz or 60 Hz of $0.35 \mathrm{Vrms}(0.5 \mathrm{Vop})$ AC signal to each current and voltage input. The phase difference between voltage and current of the signal on each channel should be '270' degree. This means that the power factor of each channel should be ' 0 '. Under the condition, the number of output pulses at

TQO pin is counted over checking TQST flag and should be adjusted until the number equals to 1000 for every one second by modifying the value of TQ rated active power threshold value register, ADD. '06h' and '07h'.
(11) It is possible to use pulse count values, ADD . ' 48 h ' and ' 49 h ' as the mothod of measuring the number of output pulses instead of counting the number of output pulses from pulse output pins(RPO, TPO, RQO, TQO). In this case, the inside timer of the AK5602A is used for one second timer and the value of the timer will be changed according to the frequency of using crystal. AK5602A defines that one second timer is attained when 12.9024 MHz crystal is used.

### 5.9.2 Initial value of Rated power threshold value (Japanese specification)

The initial value of Rated power threshold value is set so that 1000 power pulses for one second would be output when the half of full scale AC signal is applied to each current input and each voltage input. The initial value is calculated as follows.
Power value per channel is expressed as follows.

$$
\begin{aligned}
& \mathrm{XP}^{1}=1 / 2 \times \mathrm{Vin} \times \operatorname{Iin} \\
&, \text { where Vin }=\text { maximum voltage input }( \pm 1.0 \mathrm{Vpp}) \\
& \text { Iin }=\text { maximum current input }( \pm 1.0 \mathrm{Vpp})
\end{aligned}
$$

Initial value of Rated power threshold value is defined when half of maximum input voltage and maximum input current is applied. Input voltage and current per channel is

$$
\begin{aligned}
& \operatorname{Vin}=1 / 2 \times\left(2^{\wedge} 15\right)=16384 \\
& \operatorname{Iin}=1 / 2 \times\left(2^{\wedge} 17\right)=65536
\end{aligned}
$$

And the bit width of Vin $\times \operatorname{Iin}$ is 34 bit width, which is 16 bit +18 bit, but it is needed to be shrinked to 20 bit wide by taking upper 20 bit and the result should be devided by $2^{\wedge} 13$.
So, power value per channel is $\mathrm{XP}^{1}=(1 / 2) \times 16384 \times 65536 \times\left(1 /\left(2^{\wedge} 13\right)\right)=65536$
In a case that the same signal is applied to all 3ch, total power would be

$$
\mathrm{XP}=65536 \times 3=196608
$$

The light load value is added to the XP, so the relsult is shifted left by 2 bit.
In a case of calculating receiving active power, using light load power value is RPL.

$$
\mathrm{XP}=\mathrm{XP}+\mathrm{RPL}=\mathrm{XP} \times 4=786432
$$

This value is accumulated at the rate of 16.8 kHz and the pulse is output 1000 pulses per one second. So, the enegy, W is described below.

$$
W=(X P+R P L) \times 16.8=13212057=\mathrm{C} 99999 \mathrm{~h}
$$

This value is an initial value of receiving Rated active power threshold value.
This initial value is also applied to the initial value of transmitting Rated active power threshold value, receiving Rated reactive power threshold value and transmitting Rated reactive power threshold value.

### 5.9.3 Calibration procedures of active power and reactive power (IEC specification)

In IEC specification, the specification of creeping, starting current, pulse outputs is different from that of Japanese standard. To comply with the IEC standard, it is needed to change initial values of some registers. The following example shows that 1000 of power pulses per one second are output and general relationship between power pulses and rated power threshold value. Please calibrate the energy of the system by adjusting rated power threshold values.
(1) Power on the system.
(2) To control $\overline{\mathrm{RST}}=$ "H"

To set registers to comply with the IEC standard.

1. To set the starting power threshold value register 'o' second : 'FFFFh' at Starting power threshold value register, ADD. '08h'
2. To set the accumulation frequency of IEC power pulse width setting register ' 4.2 kHz ' ' 8000 h ' at IEC power pulse width setting register, ADD. '1Fh'
3. To set the Function setting register 'IEC creeping threshold value' : ‘0010h' at Function setting register, ADD. '20h'
(3) To set rated active or reactive power threshold values in receiving and transmitting side so that 1000 pulses per second would be output. In this case, it is assumed that using crystal frequency is 12.9024 MHz . When setting the IEC standard mode, the relationship between the number of pulses and rated power threshold value is expressed as follows.

F (the number of pulses) $=3225600 / \mathrm{W}$ (rated power threshold value) $\mathrm{W}=3225600 / 1000=3225.6=0 \mathrm{C} 99 \mathrm{~h}$
'0C99h' is set at ADD. 000 h ', ‘02h', ‘04h', '06h' and ‘0000h' is set at ADD. '01h', '03h', '05h', ‘07h'.
(4) To control $\overline{\text { STBY }}=" H "$
(5) To control $\overline{\mathrm{DIS}}=$ "H"
(6) To write '0080h' at Function setting register,ADD.'20h' to calibrate ADCs
(7) To write ' 0008 h' at Function setting register,ADD.'20h' to insert HPF on each voltage and current input
(8) When calibrating receiving active power, apply 50 Hz or 60 Hz of 0.35 Vrms ( 0.5 Vop ) AC signal to each current and voltage input. The phase difference between voltage and current of the signal on each channel should be ' 0 ' degree. This means that the power factor of each channel should be ' 1.0 '. The amplitude of the signal should be 0.35 Vrms when the PGA is set $\times 1$. If the value of PGA is set other value rather than $\times 1$, the amplitude of the signal should be changed accordingly. For instance, if the PGA is set $\times 2$, the amplitude of the signal should be the half of 0.35 Vrms . Under the condition, the number of output pulses at RPO pin is counted and should be adjusted until the number equals to 1000 for every one second by modifying the value of $R P$ rated active power threshold value register at ADD.'00h' and '01h'.
(9) When calibrating tranmitting active power, apply 50 Hz or 60 Hz of 0.35 Vrms ( 0.5 Vop ) AC signal to each current and voltage input. The phase difference between voltage and current of the signal on each channel should be ' 180 ' degree. This means that the power factor of each channel should be '-1.0'. Under the condition, the number of output pulses at TPO pin is counted and should be adjusted until the number equals to 1000 for every one second by modifying the value of TP rated active power threshold value register at ADD. '02h' and '03h'.
(10) When calibrating receiving reactive power, apply 50 Hz or 60 Hz of 0.35 Vrms ( 0.5 Vop ) AC signal to each current and voltage input. The phase difference between voltage and current of the signal on each channel should be ' 90 ' degree. This means that the power factor of each channel should be 0 . The amplitude of the signal should be 0.35 Vrms when the PGA is set $\times 1$. If the value of PGA is set other value rather than $\times 1$, the amplitude of the signal should be changed accordingly. For instance, if the PGA set $\times 2$, the amplitude of the signal should be the half of 0.35 Vrms . Under the condition, the number of output pulses at QPO pin is counted and should be adjusted until the number is equal to 1000 for one second by modifying the value of $R Q$ rated reactive power threshold value register at ADD.'04h' and '05h'.
(11) When calibrating tranmitting active power, apply 50 Hz or 60 Hz of $0.35 \mathrm{Vrms}(0.5 \mathrm{Vop})$ AC signal to each current and voltage input. The phase difference between voltage and current of the signal on each channel should be '270' degree. This means that the power factor of each channel should be ' 0 '. Under the condition, the number of output pulses at TQO pin is counted and should be adjusted until the number is equal to 1000 for one second by modifying the value of $T Q$ rated active power threshold value register at ADD. '06h' and '07h'.
(12) It is possible to use pulse count values at ADD.' 48 h ' and ' 49 h ' as the mothod of measuring the number of output pulses instead of counting the number of output pulses from pulse output pins (RPO, TPO, RQO, TQO). In this case, the inside timer in the AK5602A is used for one second timer and the value of the timer will be changed according to the frequency of using crystal. AK5602A defines that one second timer is attained when 12.9024 MHz crystal is used.
(13) In IEC setting mode, the pulse frequency per second, F is expressed as follows.

F (the number of pulses) $=3225600 / \mathrm{W}$ (rated power threshold value)
Pulse frequency, $F$ is varied according to the value of rated power threshold in the following.

$$
0.048065186263 \mathrm{~Hz} \leq \mathrm{F} \leq 8400 \mathrm{~Hz} \text {-----------------------------(a) }
$$

### 5.9.4 Initial value of Rated power threshold value (IEC specification)

The initial value of Rated power threshold value is set in Japanese specification so that 1000 power pulses for one second would be output when a half of full-scale of 50 to 60 Hz of AC signal is applied to each current input and each voltage input. When AK5602A is used in IEC mode, related registers and Rated power threshold value should be modified. The initial value in IEC standard is calculated as follows.
Power value per channel is

$$
\begin{aligned}
& \mathrm{XP}^{1}=1 / 2 \times \mathrm{Vin} \times \text { Iin } \\
&, \text { where Vin }=\text { maximum voltage input }( \pm 1.0 \mathrm{Vpp}) \\
& \text { Iin }=\text { maximum current input }( \pm 1.0 \mathrm{Vpp})
\end{aligned}
$$

Initial value of Rated power threshold value is defined when half of maximum input voltage and maximum input current is applied. Input voltage and current per channel is

$$
\begin{aligned}
& \operatorname{Vin}=1 / 2 \times\left(2^{\wedge} 15\right)=16384 \\
& \operatorname{Iin}=1 / 2 \times\left(2^{\wedge} 17\right)=65536
\end{aligned}
$$

And the bit width of Vin $\times$ Iin is 34 bit wide, which is 16 bit +18 bit but it is needed to be shrinked to 20bit wide by taking upper 20 bit and the result should be devided by $2^{\wedge} 13$.
So, power value per channel is $\mathrm{XP}^{1}=(1 / 2) \times 16384 \times 65536 \times\left(1 /\left(2^{\wedge} 13\right)\right)=65536$
In a case that the same signal is applied to all 3ch, total power is expressed as follows.

$$
\mathrm{XP}=65536 \times 3=196608
$$

The light load value is added to the XP, so the relsult is shifted left by 2 bit.
In a case of calculating receiving active power, using light load power value is RPL.

$$
\mathrm{XP}=\mathrm{XP}+\mathrm{RPL}=\mathrm{XP} \times 4=786432
$$

And in IEC mode, pulse frequency, F is

$$
\begin{aligned}
\mathrm{F}=4200 & \times \mathrm{P} /(\mathrm{W} \times 1024) \\
& , \text { where } \mathrm{P}=\text { Total power }, \mathrm{W}=\text { rated power threshold value }
\end{aligned}
$$

When half of maximum input voltage and maximum input current is applied to each channel,

$$
\begin{equation*}
\mathrm{F}=4200 \times 786432 / \mathrm{W} \times 1024=3225600 / \mathrm{W} \tag{b}
\end{equation*}
$$

In other expression, $\mathrm{W}=3225600 / \mathrm{F}$
Maximum value of W(rated power threshold) is 3FFFFFh (67108863) and pulse frequency at the value, F MIN is expressed as follows.

$$
\mathrm{F}_{\mathrm{MIN}}=3225600 / 67108863=0.048065186 \mathrm{~Hz}
$$

When the pulse frequency, F is $1000, \mathrm{~W}=3225600 / 1000=3225.6=\mathrm{C} 99 \mathrm{~h}$
In IEC mode, the value of pulse frequency should be set from around 0.1 Hz to 2 or 3 Hz .
The value of rated power threshold can be set according to the equation (a) and (b).
Explained setting rated power thereshold method is applied to transmitting active power threshold value, receiving reactive power threshold value and transmitting reactive power threshold value as well.

### 5.9.5 Calibration measure between input voltage and input current on each channel

(1) Please apply the rated input voltage and rated input current on each channel of the system. In order to calibrate the phase error at only the $1^{\text {st }}$ channel, the incoming signal at $2^{\text {nd }}$ channel and $3^{\text {rd }}$ channel should be shortened by using shorting bits 'ZV2', 'ZV3', 'ZI2', 'ZI3' at Function setting register ' 20 h ' lest should powers other than $1^{\text {st }}$ channel be accumulated.
(2) The number of receiving power pulses when voltage input and current input at power factor being ' 1 ' is defined as ' $A$ '. The number of receiving power pulses when voltage input and current input at power factor being ' 0.5 ' is defined as ' $\mathrm{B}^{\prime}$. The phase error, $\alpha$ is expresed as follows.

$$
\alpha=(\mathrm{B}-\mathrm{A} / 2) /(\mathrm{A} / 2)
$$

Therefore the phase difference, $\beta$ (degree) is

$$
\beta=-\operatorname{SIN}^{-1}(\alpha / \sqrt{ } 3)
$$

To set value at Power factor adjustment value setting register(ADD. 0Dh, 0Eh, 0Fh) so that $\alpha$ is equal to zero. When input signal frequency is 50 Hz and using crystal frequency is 12.9024 MHz in AK5602A, the phase adjustment range, $\gamma$ is expressed as followed.

$$
-613.84 \text { us }\left(-11.05^{\circ}\right) \leq \gamma \leq+613.84 \text { us }\left(+11.05^{\circ}\right)
$$

It is possible to adjust the phase error with the resolution of 1.25 us ( $0.0225^{\circ}$ ) per step.
(3) The phase error of $2^{\text {nd }}$ channel and $3^{\text {rd }}$ channel is also adjusted in the same manner as the $1^{\text {st }}$ channel. Adjustment range and resolution are affected by using crystal frequency.
For example, the resolution of calibration range at 12.8 MHz crystal is 1.25 us $\left(0.0225^{\circ}\right)$.

### 5.9.6 Full scale vaue adjustment

This function is to adjust the variations produced by PGA and / or VREF from ideal value so that the result of ADC has an ideal ADC code when a half of full-scale DC voltage, 0.5 V is applied to each voltage and current channel. When using this function, the gain of all voltage channels should be the same value as well as the gain of all current channels. The gain between current and voltage can be changed. It is noted that after the adjustment, every calculation including an instantaneous value, RMS value and active \& reactive power is affected. This is the only way to adjust RMS voltage value and RMS current value.
The adjustment of gain on voltage side is performed by setting ' 1 ' to 'bit0', FULLV of Function setting register at address ' 20 h '.
And the adjustment of gain on current side is performed by setting ' 1 ' to 'bit1', FULLI of Function setting register at address '20h'.
After the execution of this command, the adjustment values can be read from ADD.' 16 h , ' 17 h ', ' 18 h '. It is also possible to set the values as well by writing the values directly into these registers.


### 7.0 Package conditions

1) Shape: LQFP
2) Pin count: 48 PIN
3) Marking: Marking of the package is specified as follows.
a. No1 pin indication: There is a round mark and cutting edge.
b. AKM's logo and product name
c. Date code $\operatorname{XXXXXXX}$ ( 7 digits)


### 7.1 Package outline

## 48pin LQFP (Unit: mm)



## Revision History

| Date | Revision | Reason | Page | Contents |
| :--- | :--- | :--- | :--- | :--- |
| $01 / 02 / 03$ | 00 | First edition |  |  |

## IMPORTANT NOTICE

- These products and their specifications are subject to change without notice.

When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei Microdevices Corporation (AKM) or authorized distributors as to current status of the products.

- Descriptions of external circuits, application circuits, software and other related information contained in this document are provided only to illustrate the operation and application examples of the semiconductor products. You are fully responsible for the incorporation of these external circuits, application circuits, software and other related information in the design of your equipments. AKM assumes no responsibility for any losses incurred by you or third parties arising from the use of these information herein. AKM assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of such information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components Note1) in any safety, life support, or other hazard related device or system ${ }_{\text {Note2) }}$, and AKM assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKM. As used here:

Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.

- It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.

